PIC16F1825T-ESS datasheet(142/448 Pages) MICROCHIP

142 / 448 page

PIC16(L)F1825/1829

DS41440C-page 142

 2010-2012 Microchip Technology Inc.

IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

(PIC16(L)F1829 ONLY)

R/W-0/0

U-0

IOCBN7

IOCBN6

IOCBN5

IOCBN4

—

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7-4

IOCAN<7:4>: Interrupt-on-Change PORTB Negative Edge Enable bits

1 = Interrupt-on-change enabled on the pin for a negative going edge. Associated Status bit and interrupt

flag will be set upon detecting an edge.

0 = Interrupt-on-change disabled for the associated pin.

bit 5-0

Unimplemented: Read as ‘0’

IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

(PIC16(L)F1829 ONLY)

R/W-0/0

U-0

IOCBF7

IOCBF6

IOCBF5

IOCBF4

—

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

HS - Bit is set in hardware

bit 7-4

IOCBF<7:4>: Interrupt-on-Change PORTB Flag bits

1 = An enabled change was detected on the associated pin.

Set when IOCBPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge

was detected on RBx.

0 = No change was detected, or the user cleared the detected change.

bit 5-0

Unimplemented: Read as ‘0’

PIC16F1825T-ESS Datasheet(PDF) 142 Page - Microchip Technology

PIC16F1825T-ESS Datasheet(HTML) 142 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL