| Electronic Components Datasheet Search |
|
MPC5607B Datasheet(PDF) 83 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5607B Datasheet(HTML) 83 Page - Freescale Semiconductor, Inc |
|
83 / 110 page ![]() Electrical characteristics MPC5607B Microcontroller Data Sheet, Rev. 6 Freescale Semiconductor 83 IINJ SR — Input current Injection Current injection on one ADC_1 input, different from the converted one VDD = 3.3 V ± 10% –5 — 5 mA VDD = 5.0 V ± 10% –5 — 5 |INLP | CC T Absolute integral nonlinearity – Precise channels No overload — 1 3 LSB |INLX | CC T Absolute integral nonlinearity – Extended channels No overload — 1.5 5 LSB |DNL | CC T Absolute differential nonlinearity No overload — 0.5 1 LSB |EO | CC T Absolute offset error —— 2 — LSB |EG | CC T Absolute gain error —— 2 — LSB TUEP7 CC P Total unadjusted error for precise channels, input only pins Without current injection –6 — 6 LSB T With current injection –8 — 8 TUEX7 CC T Total unadjusted error for extended channel Without current injection –10 — 10 LSB T With current injection –12 — 12 1 V DD = 3.3 V ± 10% / 5.0 V ± 10%, TA = –40 to 125 °C, unless otherwise specified 2 Analog and digital V SS must be common (to be tied together externally). 3 V AINx may exceed VSS_ADC1 and VDD_ADC1 limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF. 4 During the sampling time the input capacitance C S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within tADC1_S. After the end of the sampling time tADC1_S, changes of the analog input voltage have no effect on the conversion result. Values for the sampling clock tADC1_S depend on programming. 5 This parameter does not include the sampling time t ADC1_S, but only the time for determining the digital result and the time to load the result’s register with the conversion result. 6 Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2. 7 Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors. Table 45. ADC_1 conversion characteristics (12-bit ADC_1) (continued) Symbol C Parameter Conditions1 Value Unit Min Typ Max |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |