BLF178XR_BLF178XRS

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 4 — 12 July 2013

2 of 14

NXP Semiconductors

BLF178XR; BLF178XRS

Power LDMOS transistor

2.

Pinning information

[1]

Connected to flange.

3.

Ordering information

4.

Limiting values

Table 2.

Pinning

Pin

Description

Simplified outline

Graphic symbol

BLF178XR (SOT539A)

1drain1

2drain2

3gate1

4gate2

5source

[1]

BLF178XRS (SOT539B)

1drain1

2drain2

3gate1

4gate2

5source

[1]

5

12

4

3

4

3

5

1

2

sym117

5

12

4

3

4

3

5

1

2

sym117

Table 3.

Ordering information

Type number

Package

Name

Description

Version

BLF178XR

-

flanged balanced LDMOST ceramic package;

2 mounting holes; 4 leads

SOT539A

BLF178XRS

-

earless flanged balanced LDMOST ceramic package;

4 leads

SOT539B

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

Parameter

Conditions

Min

Max

Unit

drain-source voltage

-

110

V

gate-source voltage

6+11

V

storage temperature

65

+150

C

junction temperature

-

200

C