TMP86FH47BUG datasheet(49/218 Pages) TOSHIBA

49 / 218 page

3. Interrupt Control Circuit

The TMP86FH47BUG has a total of 18 interrupt sources excluding reset, of which 2 source levels are multi-

plexed. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the

rest are maskable.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vec-

tors. The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept

its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and inter-

rupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order

which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

Interrupt Factors

Enable Condition

Interrupt

Latch

Vector Ad-

dress

Priority

Internal/External

(Reset)

Non-maskable

FFFE

Internal

INTSWI (Software interrupt)

Non-maskable

FFFC

Internal

INTUNDEF (Executed the undefined instruction

interrupt)

Non-maskable

FFFC

Internal

INTATRAP (Address trap interrupt)

Non-maskable

IL2

FFFA

Internal

INTWDT (Watchdog timer interrupt)

Non-maskable

IL3

FFF8

External

INT0

IMF・ EF4 = 1, INT0EN = 1

IL4

FFF6

External

INT1

IMF・ EF5 = 1

IL5

FFF4

Internal

INTTBT

IMF・ EF6 = 1

IL6

FFF2

Internal

INTTC1

IMF・ EF7 = 1

IL7

FFF0

External

INT2

IMF・ EF8 = 1

IL8

FFEE

Internal

INTTC4

IMF・ EF9 = 1

IL9

FFEC

Internal

INTTC3

IMF・ EF10 = 1

IL10

FFEA

External

INT3

IMF・ EF11 = 1

IL11

FFE8

Internal

INTSIO

IMF・ EF12 = 1

IL12

FFE6

Internal

INTRXD

IMF・ EF13 = 1

IL13

FFE4

External

INT4

IMF・ EF14 = 1, IL14ER = 0

IL14

FFE2

Internal

INTTXD

IMF・ EF14 = 1, IL14ER = 1

External

INT5

IMF・ EF15 = 1, IL15ER = 0

IL15

FFE0

Internal

INTADC

IMF・ EF15 = 1, IL15ER = 1

Note 1: The INTSEL register is used to select the interrupt source to be enabled for each multiplexed source level (see 3.3 In-

terrupt Source Selector (INTSEL)).

Note 2: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to “0” (It is set for the “reset request” after re-

set is cancelled). For details, see “Address Trap”.

Note 3: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" af-

ter reset is released). For details, see "Watchdog Timer".

3.1

Interrupt latches (IL15 to IL2)

An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the unde-

fined instruction interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested

to accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting in-

terrupt. All interrupt latches are initialized to “0” during reset.

The interrupt latches are located on address 003CH and 003DH in SFR area. Each latch can be cleared to "0" in-

dividually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the inter-

rupt latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instruc-

tions such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately

if interrupt is requested while such instructions are executed.

Interrupt latches are not set to “1” by an instruction.

TMP86FH47BUG

Page 31

TMP86FH47BUG Datasheet(PDF) 49 Page - Toshiba Semiconductor

TMP86FH47BUG Datasheet(HTML) 49 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL