| Electronic Components Datasheet Search |
|
PIC18F4550ESOSQTP Datasheet(PDF) 54 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F4550ESOSQTP Datasheet(HTML) 54 Page - Microchip Technology |
|
54 / 438 page ![]() PIC18F2455/2550/4455/4550 DS39632E-page 52 © 2009 Microchip Technology Inc. 4.6 Reset State of Registers Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a “Reset state” depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal oper- ation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups. TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER Condition Program Counter RCON Register STKPTR Register RI TO PD POR BOR STKFUL STKUNF Power-on Reset 0000h 1 110 0 0 0 RESET instruction 0000h 0 uuu u u u Brown-out Reset 0000h 1 11u 0 u u MCLR Reset during power-managed Run modes 0000h u 1uu u u u MCLR Reset during power-managed Idle modes and Sleep mode 0000h u 10u u u u WDT time-out during full power or power-managed Run modes 0000h u 0uu u u u MCLR Reset during full-power execution 0000h u uuu u u u Stack Full Reset (STVREN = 1) 0000h u uuu u 1 u Stack Underflow Reset (STVREN = 1) 0000h u uuu u u 1 Stack Underflow Error (not an actual Reset, STVREN = 0) 0000h u uuu u u 1 WDT time-out during power-managed Idle or Sleep modes PC + 2 u 00u u u u Interrupt exit from power-managed modes PC + 2(1) u u0u u u u Legend: u = unchanged Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h). 2: Reset state is ‘1’ for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is ‘0’. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |