PIC24HJ128GP310 datasheet(217/286 Pages) MICROCHIP

217 / 286 page

DS70175F-page 215

PIC24HJXXXGPX06/X08/X10

20.0 SPECIAL FEATURES

PIC24HJXXXGPX06/X08/X10 devices include several

features intended to maximize application flexibility and

reliability, and minimize cost through elimination of

external components. These are:

• Flexible Configuration

• Watchdog Timer (WDT)

• Code Protection and CodeGuard™ Security

• JTAG Boundary Scan Interface

• In-Circuit Serial Programming™ (ICSP™)

programming capability

• In-Circuit Emulation

20.1

Configuration Bits

The Configuration bits can be programmed (read as

‘0’), or left unprogrammed (read as ‘1’), to select vari-

ous device configurations. These bits are mapped

starting at program memory location 0xF80000.

The device Configuration register map is shown in

Table 20-1.

The individual Configuration bit descriptions for the

FBS, FSS, FGS, FOSCSEL, FOSC, FWDT and FPOR

Configuration registers are shown in Table 20-1.

Note that address 0xF80000 is beyond the user program

memory space. In fact, it belongs to the configuration

memory space (0x800000-0xFFFFFF), which can only

be accessed using table reads and table writes.

The upper byte of all device Configuration registers

should always be ‘1111 1111’. This makes them

appear to be NOP instructions in the remote event that

their locations are ever executed by accident. Since

Configuration bits are not implemented in the

corresponding locations, writing ‘1’s to these locations

has no effect on device operation.

To prevent inadvertent configuration changes during

code execution, all programmable Configuration bits

are write-once. After a bit is initially programmed during

a power cycle, it cannot be written to again. Changing

a device configuration requires that power to the device

be cycled.

TABLE 20-1:

DEVICE CONFIGURATION REGISTER MAP

Note:

This data sheet summarizes the features

this

group

of PIC24HJXXXGPX06/X08/X10 devices.

It is not intended to be a comprehensive

reference source. To complement the

information in this data sheet, refer to the

“PIC24H Family Reference Manual”.

Refer

the

Microchip

web

site

(www.microchip.com)

for

the

latest

PIC24H

Family

Reference

Manual

sections.

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

0xF80000 FBS

RBS<1:0>

—

BSS<2:0>

BWRP

0xF80002 FSS

RSS<1:0>

—

SSS<2:0>

SWRP

0xF80004 FGS

—

GSS<1:0>

GWRP

0xF80006 FOSCSEL

IESO

—

—FNOSC<2:0>

0xF80008 FOSC

FCKSM<1:0>

—

OSCIOFNC POSCMD<1:0>

0xF8000A FWDT

FWDTEN

WINDIS

—

WDTPRE

WDTPOST<3:0>

0xF8000C FPOR

Reserved(2)

—

—FPWRT<2:0>

0xF8000E RESERVED3

Reserved(1)

0xF80010 FUID0

User Unit ID Byte 0

0xF80012 FUID1

User Unit ID Byte 1

0xF80014 FUID2

User Unit ID Byte 2

0xF80016 FUID3

User Unit ID Byte 3

Note 1: Reserved bits are read as ‘1’ and must be programmed as ‘1’.

2: Unimplemented bits are read as ‘0’

PIC24HJ128GP310 Datasheet(PDF) 217 Page - Microchip Technology

PIC24HJ128GP310 Datasheet(HTML) 217 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL