Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

AM79C940JCW Datasheet(PDF) 18 Page - Advanced Micro Devices

Part # AM79C940JCW
Description  Media Access Controller for Ethernet (MACE)
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C940JCW Datasheet(HTML) 18 Page - Advanced Micro Devices

Back Button AM79C940JCW Datasheet HTML 14Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 15Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 16Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 17Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 18Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 19Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 20Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 21Page - Advanced Micro Devices AM79C940JCW Datasheet HTML 22Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 122 page
background image
AMD
18
Am79C940
PIN SUMMARY (continued)
Pin Name
Pin Function
Type
Active
Comment
External Address Detection Interface (EADI)
SF/BD
Start Frame/Byte Delimiter
O
High
SRD
Serial Receive Data
O
High
EAM/R
External Address Match/Reject
I
Low
SRDCLK
Serial Receive Data Clock
I/O
Output except in GPSI
Host System Interface
DBUS15–0
Data Bus
I/O
High
ADD4–0
Address
I
High
R/
W
Read/Write
I
High/Low
RDTREQ
Receive Data Transfer Request
O
Low
TDTREQ
Transmit Data Transfer Request
O
Low
DTV
Data Transfer Valid
O
Low
Tristate
EOF
End Of Frame
I/O
Low
BE0
Byte Enable 0
I
Low
BE1
Byte Enable 1
I
Low
CS
Chip Select
I
Low
FDS
FIFO Data Strobe
I
Low
INTR
Interrupt
O
Low
Open Drain
EDSEL
Edge Select
I
High
TC
Timing Control
I
Low
Internal pull-up
SCLK
System Clock
I
High
RESET
Reset
I
Low
IEEE 1149.1 Test Access Port (TAP) Interface
TCK
Test Clock
I
Internal pull-up
TMS
Test Mode Select
I
Internal pull-up
TDI
Test Data Input
I
Internal pull-up
TDO
Test Data Out
O
General Interface
XTAL1
Crystal Input
I
CMOS
XTAL2
Crystal Output
O
CMOS
SLEEP
Sleep Mode
I
Low
TTL
DVDD
Digital Power (4 pins)
P
DVSS
Digital Ground (6 pins)
P
AVDD
Analog Power (4 pins)
P
AVSS
Analog Ground (2 pins)
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com