CD00237391 datasheet(65/177 Pages) STMICROELECTRONICS

65 / 177 page

STM32F20xxx

Electrical characteristics

Doc ID 15818 Rev 9

65/177

VDD = 2.4 to

2.7 V

Conversion

time up to

2 Msps

24 MHz with

no Flash

memory wait

state

4(3)

– Degraded

speed

performance

– I/O

compensation

works

up to 48 MHz

16-bit erase

and program

operations

VDD = 2.7 to

3.6 V(4)

Conversion

time up to

2 Msps

30 MHz with

no Flash

memory wait

state

3(3)

– Full-speed

operation

– I/O

compensation

works

–up to

60 MHz

when VDD =

3.0 to 3.6 V

–up to

48 MHz

when VDD =

2.7 to 3.0 V

32-bit erase

and program

operations

The number of wait states can be reduced by reducing the CPU frequency (see Figure 19).

If IRROFF is set to VDD, this value can be lowered to 1.7 V when the device operates in the 0 to 70 °C temperature range.

Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the

execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state

program execution.

The voltage range for OTG USB FS can drop down to 2.7 V. However it is degraded between 2.7 and 3 V.

Table 13.

Limitations depending on the operating power supply range

Operating

power

supply

range

ADC

operation

Maximum

Flash

memory

access

frequency

(fFlashmax)

Number of wait

states at

maximum CPU

frequency

(fCPUmax=

120 MHz)(1)

I/O operation

FSMC_CLK

frequency for

synchronous

accesses

Possible

Flash

memory

operations

CD00237391 Datasheet(PDF) 65 Page - STMicroelectronics

CD00237391 Datasheet(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL