Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC24FJ128GA310 Datasheet(PDF) 340 Page - Microchip Technology

Part # PIC24FJ128GA310
Description  64/80/100-Pin, General Purpose, 16-Bit Flash Microcontrollers with LCD Controller and nanoWatt XLP Technology
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24FJ128GA310 Datasheet(HTML) 340 Page - Microchip Technology

Back Button PIC24FJ128GA310 Datasheet HTML 336Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 337Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 338Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 339Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 340Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 341Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 342Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 343Page - Microchip Technology PIC24FJ128GA310 Datasheet HTML 344Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 340 / 406 page
background image
PIC24FJ128GA310 FAMILY
DS39996F-page 340
 2010-2011 Microchip Technology Inc.
REGISTER 29-4:
CW4: FLASH CONFIGURATION WORD 4
U-1
U-1
U-1
U-1
U-1
U-1
U-1
U-1
—
—
—
—
—
—
—
—
bit 23
bit 16
r-1
r-1
r-1
r-1
r-1
r-1
r-1
R/PO-1
r
r
r
r
r
r
r
DSSWEN
bit 15
bit 8
R/PO-1
R/PO-1
R/PO-1
R/PO-1
R/PO-1
R/PO-1
R/PO-1
R/PO-1
DSWDTEN
DSBOREN
DSWDTOSC
DSWDPS4
DSWDPS3
DSWDPS2
DSWDPS1
DSWDPS0
bit 7
bit 0
Legend:
r = Reserved bit
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 23-16
Unimplemented:
Read as ‘1’
bit 15-9
Reserved:
Read as ‘1’
bit 8
DSSWEN:
Deep Sleep Software Control Select bit
1
= Deep Sleep operation is enabled and controlled by the DSEN bit
0
= Deep Sleep operation is disabled
bit 7
DSWDTEN:
Deep Sleep Watchdog Timer Enable bit
1
= Deep Sleep WDT is enabled
0
= Deep Sleep WDT is disabled
bit 6
DSBOREN:
Deep Sleep Brown-out Reset Enable bit
1
= BOR is enabled in Deep Sleep mode
0
= BOR is disabled in Deep Sleep mode (remains active in other Sleep modes)
bit 5
DSWDTOSC:
Deep Sleep Watchdog Timer Clock Select bit
1
= Clock source is LPRC
0
= Clock source is SOSC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com