Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

STM8S103F2U6TR Datasheet(PDF) 81 Page - STMicroelectronics

Part # STM8S103F2U6TR
Description  Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM,10-bit ADC, 3 timers, UART, SPI, I²C
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S103F2U6TR Datasheet(HTML) 81 Page - STMicroelectronics

Back Button STM8S103F2U6TR Datasheet HTML 77Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 78Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 79Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 80Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 81Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 82Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 83Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 84Page - STMicroelectronics STM8S103F2U6TR Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 113 page
background image
(1) Parameters are given by selecting 10 MHz I/O output frequency.
(2) Data characterization in progress.
(3) Values based on design simulation and/or characterization results, and not tested in
production.
(4) Min time is for the minimum time to drive the output and the max time is for the maximum
time to validate the data.
(5) Min time is for the minimum time to invalidate the output and the max time is for the
maximum time to put the data in Hi-Z.
Figure 39: SPI timing diagram - slave mode and CPHA = 0
ai14134
CPHA= 0
MOSI
I NPUT
MISO
OUT P UT
CPHA= 0
MS B O UT
M SB IN
BI T6 OUT
LSB IN
LSB OUT
CPOL=0
CPOL=1
B I T1 IN
NSS input
tSU(NSS)
tc(SCK)
th(NSS)
ta(SO)
tw(SCKH)
tw(SCKL)
tv(SO)
th(SO)
tr(SCK)
tf(SCK)
tdis(SO)
tsu(SI)
th(SI)
Figure 40: SPI timing diagram - slave mode and CPHA = 1
ai14135
CPHA=1
MOSI
I NPUT
MISO
OUT P UT
CPHA=1
MS B O UT
M SB IN
BI T6 OUT
LSB IN
LSB OUT
CPOL=0
CPOL=1
B I T1 IN
tSU(NSS)
tc(SCK)
th(NSS)
ta(SO)
tw(SCKH)
tw(SCKL)
tv(SO)
th(SO)
tr(SCK)
tf(SCK)
tdis(SO)
tsu(SI)
th(SI)
NSS input
1. Measurement points are made at CMOS levels: 0.3 VDD and 0.7 VDD.
81/113
DocID15441 Rev 6
Electrical characteristics
STM8S103K3 STM8S103F3 STM8S103F2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com