Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSPIC33FJ64GP706 Datasheet(PDF) 289 Page - Microchip Technology

Part # DSPIC33FJ64GP706
Description  High-Performance 16-Bit Digital Signal Controllers
PDF  322 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ64GP706 Datasheet(HTML) 289 Page - Microchip Technology

Back Button DSPIC33FJ64GP706 Datasheet HTML 285Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 286Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 287Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 288Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 289Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 290Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 291Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 292Page - Microchip Technology DSPIC33FJ64GP706 Datasheet HTML 293Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 322 page
background image
© 2009 Microchip Technology Inc.
DS70286C-page 287
dsPIC33FJXXXGPX06/X08/X10
FIGURE 25-18:
DCI MODULE (AC-LINK MODE) TIMING CHARACTERISTICS
TABLE 25-35: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS
AC CHARACTERISTICS
Standard Operating Conditions: 3.0V to 3.6V
(unless otherwise stated)
Operating temperature
-40°C
≤ TA ≤ +85°C
Param
No.
Symbol
Characteristic(1,2)
Min
Typ(3)
Max
Units
Conditions
CS60
TBCLKL
BIT_CLK Low Time
36
40.7
45
ns
—
CS61
TBCLKH
BIT_CLK High Time
36
40.7
45
ns
—
CS62
TBCLK
BIT_CLK Period
—
81.4
—
ns
Bit clock is input
CS65
TSACL
Input Setup Time to
Falling Edge of BIT_CLK
——
10
ns
—
CS66
THACL
Input Hold Time from
Falling Edge of BIT_CLK
——
10
ns
—
CS70
TSYNCLO SYNC Data Output Low Time
—
19.5
—
μsSee Note 1
CS71
TSYNCHI
SYNC Data Output High Time
—
1.3
—
μsSee Note 1
CS72
TSYNC
SYNC Data Output Period
—
20.8
—
μsSee Note 1
CS75
TRACL
Rise Time, SYNC, SDATA_OUT
—
10
25
ns
CLOAD = 50 pF, VDD = 5V
CS76
TFACL
Fall Time, SYNC, SDATA_OUT
—
10
25
ns
CLOAD = 50 pF, VDD = 5V
CS77
TRACL
Rise Time, SYNC, SDATA_OUT
—
—
30
ns
CLOAD = 50 pF, VDD = 3V
CS78
TFACL
Fall Time, SYNC, SDATA_OUT
—
—
30
ns
CLOAD = 50 pF, VDD = 3V
CS80
TOVDACL Output Valid Delay from Rising
Edge of BIT_CLK
——
15
ns
—
Note 1: These parameters are characterized but not tested in manufacturing.
2: These values assume BIT_CLK frequency is 12.288 MHz.
3: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only
and are not tested.
SYNC
BIT_CLK
SDOx
SDIx
CS61
CS60
CS65 CS66
CS80
CS21
MSb In
CS75
LSb
CS76
(COFS)
(CSCK)
LSb
MSb
CS72
CS71
CS70
CS76
CS75
(CSDO)
(CSDI)
CS62
CS20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com