DSPIC33FJ64GP706 datasheet(190/322 Pages) MICROCHIP

190 / 322 page

dsPIC33FJXXXGPX06/X08/X10

DS70286C-page 188

UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0

U-0

R/W-0 HC

R/W-0

R-0

R-1

UTXISEL1

UTXINV

UTXISEL0

—

UTXBRK

UTXEN(1)

UTXBF

TRMT

bit 15

bit 8

R/W-0

R-1

R-0

R/C-0

R-0

URXISEL<1:0>

ADDEN

RIDLE

PERR

FERR

OERR

URXDA

bit 7

bit 0

Legend:

HC = Hardware cleared

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15,13

UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

= Reserved; do not use

= Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the

transmit buffer becomes empty

= Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit

operations are completed

= Interrupt when a character is transferred to the Transmit Shift Register (this implies there is

at least one character open in the transmit buffer)

bit 14

UTXINV: Transmit Polarity Inversion bit

If IREN = 0:

= UxTX Idle state is ‘0’

= UxTX Idle state is ‘1’

If IREN = 1:

=IrDA® encoded UxTX Idle state is ‘1’

=IrDA® encoded UxTX Idle state is ‘0’

bit 12

Unimplemented: Read as ‘0’

bit 11

UTXBRK: Transmit Break bit

= Send Sync Break on next transmission - Start bit, followed by twelve ‘0’ bits, followed by Stop bit;

cleared by hardware upon completion

= Sync Break transmission disabled or completed

bit 10

UTXEN: Transmit Enable bit(1)

= Transmit enabled, UxTX pin controlled by UARTx

= Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled

by port

bit 9

UTXBF: Transmit Buffer Full Status bit (read-only)

= Transmit buffer is full

= Transmit buffer is not full, at least one more character can be written

bit 8

TRMT: Transmit Shift Register Empty bit (read-only)

= Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)

= Transmit Shift Register is not empty, a transmission is in progress or queued

bit 7-6

URXISEL<1:0>: Receive Interrupt Mode Selection bits

= Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)

= Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)

= Interrupt is set when any character is received and transferred from the UxRSR to the receive

buffer. Receive buffer has one or more characters

Note 1: Refer to Section 17. “UART” (DS70188) in the “dsPIC33F Family Reference Manual” for information on

enabling the UART module for transmit operation.

DSPIC33FJ64GP706 Datasheet(PDF) 190 Page - Microchip Technology

DSPIC33FJ64GP706 Datasheet(HTML) 190 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL