| Electronic Components Datasheet Search |
|
TSB41BA3BTPFPEP Datasheet(PDF) 12 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TSB41BA3BTPFPEP Datasheet(HTML) 12 Page - Texas Instruments |
|
12 / 68 page ![]() TSB41BA3BEP IEEE 1394b THREEPORT CABLE TRANSCEIVER/ARBITER SGLS362—MAY 2006 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 Terminal Functions (Continued) TERMINAL NAME TYPE PFP NO. I/O DESCRIPTION TPA2− TPA2+ TPB2− TPB2+ Cable 58 59 55 56 I/O Port 2 twisted-pair differential-signal terminals. Board traces from each pair of positive and negative differential signal terminals must be kept matched and as short as possible to the external load resistors and to the cable connector. Request the S800 1394b layout recommendations document from your Texas Instruments representative. TPBIAS0_SD0 TPBIAS1_SD1 TPBIAS2_SD2 Cable In 47 54 60 I/O Twisted-pair bias output and signal detect input. This provides the 1.86-V nominal bias voltage needed for proper operation of the twisted-pair cable drivers and receivers, and for signaling to the remote nodes that there is an active cable connection in 1394a-2000 mode. Each of these terminals, except for an unused port, must be decoupled with a 1- µF capacitor to ground. For the unused port, this terminal can be left unconnected. When a port is configured as a Beta-mode port (B1, B2, B4) this terminal becomes an input and must be high when a valid signal is present. For optical transceivers, the signal detect of the transceiver must be connected to this terminal. The input is an LVCMOS level input. VREG_PD CMOS 73 I Voltage regulator power-down input. When asserted logic high, this pin powers down the internal 3.3-V-to-1.8-V regulator. For single-supply (3.3-V only) operation, this pin must be tied to GND. XI XO Crystal 27 26 I O Crystal oscillator inputs. These terminals connect to a 49.152-MHz parallel resonant fundamental mode crystal. The optimum values for the external shunt capacitors depend on the specifications of the crystal used (see the crystal selection section in the document SLLS418). XI is a 1.8-V CMOS input. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |