Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HM628512CLP-7SL Datasheet(PDF) 8 Page - Hitachi Semiconductor

Part # HM628512CLP-7SL
Description  4 M SRAM (512-kword x 8-bit)
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HITACHI [Hitachi Semiconductor]
Direct Link  http://www.renesas.com/eng
Logo HITACHI - Hitachi Semiconductor

HM628512CLP-7SL Datasheet(HTML) 8 Page - Hitachi Semiconductor

Back Button HM628512CLP-7SL Datasheet HTML 4Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 5Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 6Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 7Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 8Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 9Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 10Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 11Page - Hitachi Semiconductor HM628512CLP-7SL Datasheet HTML 12Page - Hitachi Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 17 page
background image
HM628512C Series
8
Write Cycle
HM628512C
-5
-7
Parameter
Symbol
Min
Max
Min
Max
Unit
Notes
Write cycle time
t
WC
55
—
70
—
ns
Chip selection to end of write
t
CW
50
—
60
—
ns
4
Address setup time
t
AS
0
—
0
—
ns
5
Address valid to end of write
t
AW
50
—
60
—
ns
Write pulse width
t
WP
40
—
50
—
ns
3, 12
Write recovery time
t
WR
0
—
0
—
ns
6
WE to output in high-Z
t
WHZ
0
20
0
25
ns
1, 2, 7
Data to write time overlap
t
DW
25
—
30
—
ns
Data hold from write time
t
DH
0—
0
—
ns
Output active from output in high-Z
t
OW
5
—
5
—
ns
2
Output disable to output in high-Z
t
OHZ
0
20
0
25
ns
1, 2, 7
Notes: 1. t
HZ, t OHZ and t WHZ are defined as the time at which the outputs achieve the open circuit conditions and
are not referred to output voltage levels.
2. This parameter is sampled and not 100% tested.
3. A write occurs during the overlap (t
WP) of a low CS and a low WE.
A write begins at the later
transition of
CS going low or WE going low. A write ends at the earlier transition of CS going high
or
WE going high. t
WP is measured from the beginning of write to the end of write.
4. t
CW is measured from CS going low to the end of write.
5. t
AS is measured from the address valid to the beginning of write.
6. t
WR is measured from the earlier of WE or CS going high to the end of write cycle.
7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to
the outputs must not be applied.
8. If the
CS low transition occurs simultaneously with the WE low transition or after the WE transition,
the output remain in a high impedance state.
9. Dout is the same phase of the write data of this write cycle.
10. Dout is the read data of next address.
11. If
CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the
opposite phase to the outputs must not be applied to them.
12. In the write cycle with
OE low fixed, t
WP must satisfy the following equation to avoid a problem of
data bus contention. t
WP ≥ tDW min + tWHZ max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com