PD703223_15 datasheet(21/41 Pages) RENESAS

21 / 41 page

DATA SHEET U15870EE1V1DS00

µPD703223, µPD703224, µPD703225, µPD703226

2.2 General Characteristics

2.2.1 I/O capacitance

TA = 25°C, VDD50 = VDD51 = VSS51 = VSS30 = VSS31 = AVDD = AVSS = 0 V

2.2.2 Main oscillator characteristics

TA = -40°C to +85°C, VDD50 = VDD51 = AVDD = 4.0 V ~ 5.5 V, VSS30 = VSS31 = VSS51 = AVSS = 0 V

Notes: 1. Indicates only the oscillation circuit characteristics. Refer to “AC Characteristic” for CPU

operation clock.

2. Time, which is required for internal stabilization. The OSTS register has to be set to a time,

which is longer than above defined values, before entering either WATCH or STOP mode.

3. After VDD5X reaches oscillator voltage range MIN. 4.0 V

4. Start-up time of external crystal or resonator is not included and must be checked with res-

onator supplier.

5. Typical value differs depending on settings of the Oscillation Stabilization Time Selection

6. To release watch mode, minimum 10-clock cycles time is required. If sub clock is used to

recover from watch mode, minimum time for watch mode release is determined by this

10-clock cycles.

Table 2-2:

I/O Capacitance

Parameter

Symbol

Test Conditions

MIN.

TYP.

MAX.

Unit

Input capacitance

fC = 1 MHz

Unmeasured pins

returned to 0 V

Input/output capacitance

CIO

Output capacitance

Table 2-3:

Main Oscillator Characteristics

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

Main oscillator frequency

fXX

Note 1

816

MHz

Oscillation stabilization

time Note 2, 3

TOST

After Reset Note 4

217/fXX

After Stop mode Note 4

Note 5

After Watch mode Note 6

100

Note 5

µs

PD703223 Datasheet(PDF) 21 Page - Renesas Technology Corp

PD703223 Datasheet(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL