Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LTC1401CS8 Datasheet(PDF) 6 Page - Linear Technology

Part # LTC1401CS8
Description  Complete SO-8, 12-Bit, 200ksps ADC with Shutdown
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1401CS8 Datasheet(HTML) 6 Page - Linear Technology

Back Button LTC1401CS8 Datasheet HTML 2Page - Linear Technology LTC1401CS8 Datasheet HTML 3Page - Linear Technology LTC1401CS8 Datasheet HTML 4Page - Linear Technology LTC1401CS8 Datasheet HTML 5Page - Linear Technology LTC1401CS8 Datasheet HTML 6Page - Linear Technology LTC1401CS8 Datasheet HTML 7Page - Linear Technology LTC1401CS8 Datasheet HTML 8Page - Linear Technology LTC1401CS8 Datasheet HTML 9Page - Linear Technology LTC1401CS8 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
6
LTC1401
PIN FUNCTIONS
VCC (Pin 1): Positive Supply, 3V. Bypass to GND (10µF
tantalum in parallel with 0.1
µF ceramic).
AIN (Pin 2): Analog Input. 0V to 2.048V.
VREF (Pin 3): 1.2V Reference Output. Bypass to GND
(10
µF tantalum in parallel with 0.1µF ceramic).
GND (Pin 4): Ground. GND should be tied directly to an
analog ground plane.
DOUT (Pin 5): The A/D conversion result is shifted out from
this pin.
LTC1401 • BD01
12-BIT CAPACITIVE DAC
COMP
SUCCESSIVE APPROXIMATION
REGISTER/PARALLEL TO
SERIAL CONVERTER
ZEROING SWITCH
CONTROL
LOGIC
1.20V REF
DOUT
VCC
CONV
CLK
VREF
AIN
CSAMPLE
12
GND
SHDN
FUNCTIONAL BLOCK DIAGRA
LTC1401 • TC01
DOUT
DOUT
3k
3k
CLOAD
CLOAD
Hi-Z TO VOH
VOL TO VOH
VOH TO Hi-Z
Hi-Z TO VOL
VOH TO VOL
VOL TO Hi-Z
3V
TEST CIRCUITS
CLK (Pin 6): Clock. This clock synchronizes the serial data
transfer. A minimum CLK pulse of 60ns signals the ADC to
wake up from Nap or Sleep mode.
CONV (Pin 7): Conversion Start Signal. This active high
signal starts a conversion on its rising edge. Keeping CLK
low and pulsing CONV two/four times will put the ADC into
Nap/Sleep mode.
SHDN (Pin 8): Shutdown Input. Pull this pin Low to put the
ADC in Shutdown mode and save power (REFRDY will go
Low). The device will draw 4.5
µA in this mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com