Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

IR3871M Datasheet(PDF) 13 Page - International Rectifier

Part # IR3871M
Description  8A HIGHLY INTEGRATED WIDE-INPUT VOLTAGE, SYNCHRONOUS BUCK REGULATOR
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IRF [International Rectifier]
Direct Link  http://www.irf.com
Logo IRF - International Rectifier

IR3871M Datasheet(HTML) 13 Page - International Rectifier

Back Button IR3871M Datasheet HTML 9Page - International Rectifier IR3871M Datasheet HTML 10Page - International Rectifier IR3871M Datasheet HTML 11Page - International Rectifier IR3871M Datasheet HTML 12Page - International Rectifier IR3871M Datasheet HTML 13Page - International Rectifier IR3871M Datasheet HTML 14Page - International Rectifier IR3871M Datasheet HTML 15Page - International Rectifier IR3871M Datasheet HTML 16Page - International Rectifier IR3871M Datasheet HTML 17Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 21 page
background image
13
IR3871MPBF
CIRCUIT DESCRIPTION
STABILITY CONSIDERATIONS
Constant-on-time control is a fast , ripple based
control scheme. Unstable operation can occur
if certain conditions are not met. The system
instability is usually caused by:
• Switching noise coupled to FB input. This
causes
the
PWM
comparator
to
trigger
prematurely after the 400ns minimum Q2 on-
time. It will result in double or multiple pulses
every switching cycle instead of the expected
single pulse. Double pulsing can causes
higher output voltage ripple, but in most
application it will not affect operation. This can
usually be prevented by careful layout of the
ground plane and the FB sensing trace.
• Steady state ripple on FB pin being too small.
The PWM comparator in IR3871 requires
minimum 7mVp-p ripple voltage to operate
stably. Not enough ripple will result in similar
double pulsing issue described above. Solving
this may require using output capacitors with
higher ESR.
• ESR loop instability. The stability criteria of
constant on-time is: ESR*Cout>Ton/2. If ESR
is too small that this criteria is violated then
sub-harmonic oscillation will occur. This is
similar to the instability problem of peak-
current-mode control with D>0.5. Increasing
ESR is the most effective way to stabilize the
system, but the price paid is the larger output
voltage ripple.
• For applications with all ceramic output
capacitors, the ESR is usually too small to
meet
the
stability
criteria.
In
these
applications, external slope compensation is
necessary to make the loop stable. The ramp
injection circuit, composed of R6, C13, and
C14, shown in Figure 7 is required. The
inductor current ripple sensed by R6 and C13
is AC coupled to the FB pin through C14. C14
is usually chosen between 1 to 10nF, and C13
between 10 to 100nF. R6 should then be
chosen such that L/DCR = C13*R6.
GATE DRIVE LOGIC
The gate drive logic features adaptive dead
time, diode emulation, and a minimum lower
gate interval.
An
adaptive
dead
time
prevents
the
simultaneous conduction of the upper and lower
MOSFETs.
The lower gate voltage (LGATE)
must be below approximately 1V after PWM
goes HIGH before the upper MOSFET can be
gated
on.
Also,
the
upper
gate
voltage
(UGATE),
the
difference
voltage
between
UGATE
and
PHASE,
must
be
below
approximately 1V after PWM goes LOW before
the lower MOSFET can be gated on.
The control MOSFET is gated on after the
adaptive delay for PWM = HIGH and the
synchronous MOSFET is gated on after the
adaptive delay for PWM = LOW.
The lower
MOSFET
is
driven
‘off’ when the signal
ZCROSS indicates that the inductor current has
reversed as detected by the PHASE voltage
crossing
the
zero
current
threshold.
The
synchronous MOSFET stays
‘off’ until the next
PWM falling edge. When the lower peak of
inductor
current
is
above
zero,
a
forced
continuous current condition is selected. The
control MOSFET is gated on after the adaptive
delay for PWM = HIGH, and the synchronous
MOSFET is gated on after the adaptive delay for
PWM = LOW.
The synchronous MOSFET gate is driven on for
a minimum duration. This minimum duration
allows time to recharge the bootstrap capacitor
and allows the current monitor to sample the
PHASE voltage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com