BLM2425M7S60P

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Objective data sheet

Rev. 1 — 18 May 2015

3 of 12

NXP Semiconductors

BLM2425M7S60P

LDMOS 2-stage power MMIC

3.

Ordering information

4.

Block diagram

5.

Limiting values

[1]

Continuous use at maximum temperature will affect the reliability, for details refer to the on-line MTF

calculator.

Table 3.

Ordering information

Type number

Package

Name

Description

Version

BLM2425M7S60P

HSOP16F

plastic, heatsink small outline package;

16 leads(flat)

SOT1211-1

Fig 2.

Block diagram of BLM2425M7S60P

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

Parameter

Conditions

Min

Max

Unit

drain-source voltage

-

65

V

gate-source voltage

0.5

+13

V

sense gate-source voltage

0.5

+9

V

storage temperature

65

+150

C

junction temperature

[1] -225

C

case temperature

-

150

C