PIC16C72-10ESLASHSS datasheet(66/288 Pages) MICROCHIP

66 / 288 page

PIC16C7X

DS30390E-page 66

8.1

Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS

(T1CON<1>) bit. In this mode, the input clock to the

timer is FOSC/4. The synchronize control bit T1SYNC

(T1CON<2>) has no effect since the internal clock is

always in sync.

8.2

Timer1 Operation in Synchronized

Counter Mode

Counter mode is selected by setting bit TMR1CS. In

this mode the timer increments on every rising edge of

clock

input

RC1/T1OSI/CCP2

when

bit

T1OSCEN is set or pin RC0/T1OSO/T1CKI when bit

T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is

synchronized with internal phase clocks. The synchro-

nization is done after the prescaler stage. The pres-

caler stage is an asynchronous ripple-counter.

In this conﬁguration, during SLEEP mode, Timer1 will

not increment even if the external clock is present,

since the synchronization circuit is shut off. The pres-

caler however will continue to increment.

Applicable Devices

72 73 73A 74 74A 76 77

Applicable Devices

72 73 73A 74 74A 76 77

8.2.1

EXTERNAL CLOCK INPUT TIMING FOR

SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in syn-

chronized counter mode, it must meet certain require-

ments. The external clock requirement is due to

internal phase clock (Tosc) synchronization. Also, there

is a delay in the actual incrementing of TMR1 after syn-

chronization.

When the prescaler is 1:1, the external clock input is

the same as the prescaler output. The synchronization

of T1CKI with the internal phase clocks is accom-

plished by sampling the prescaler output on the Q2 and

Q4 cycles of the internal phase clocks. Therefore, it is

necessary for T1CKI to be high for at least 2Tosc (and

a small RC delay of 20 ns) and low for at least 2Tosc

(and a small RC delay of 20 ns). Refer to the appropri-

ate electrical speciﬁcations, parameters 45, 46, and 47.

When a prescaler other than 1:1 is used, the external

clock input is divided by the asynchronous ripple-

counter type prescaler so that the prescaler output is

symmetrical. In order for the external clock to meet the

sampling requirement, the ripple-counter must be

taken into account. Therefore, it is necessary for T1CKI

to have a period of at least 4Tosc (and a small RC delay

of 40 ns) divided by the prescaler value. The only

requirement on T1CKI high and low time is that they do

not violate the minimum pulse width requirements of

10 ns). Refer to the appropriate electrical speciﬁca-

tions, parameters 40, 42, 45, 46, and 47.

FIGURE 8-2:

TIMER1 BLOCK DIAGRAM

TMR1H

TMR1L

T1OSC

T1SYNC

TMR1CS

T1CKPS1:T1CKPS0

SLEEP input

T1OSCEN

Enable

Oscillator(1)

FOSC/4

Internal

Clock

TMR1ON

on/off

Prescaler

1, 2, 4, 8

Synchronize

det

Synchronized

clock input

RC0/T1OSO/T1CKI

RC1/T1OSI/CCP2(2)

Note 1:

When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

The CCP2 module is not implemented in the PIC16C72.

For the PIC16C73 and PIC16C74, the Schmitt Trigger is not implemented in external clock mode.

Set ﬂag bit

TMR1IF on

Overﬂow

TMR1

(3)

PIC16C72-10E/SS Datasheet(PDF) 66 Page - Microchip Technology

PIC16C72-10E/SS Datasheet(HTML) 66 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL