Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MT093AP Datasheet(PDF) 3 Page - Mitel Networks Corporation

Part # MT093AP
Description  ISO-CMOS 8 x 12 Analog Switch Array
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

MT093AP Datasheet(HTML) 3 Page - Mitel Networks Corporation

  MT093AP Datasheet HTML 1Page - Mitel Networks Corporation MT093AP Datasheet HTML 2Page - Mitel Networks Corporation MT093AP Datasheet HTML 3Page - Mitel Networks Corporation MT093AP Datasheet HTML 4Page - Mitel Networks Corporation MT093AP Datasheet HTML 5Page - Mitel Networks Corporation MT093AP Datasheet HTML 6Page - Mitel Networks Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
ISO-CMOS
MT093
3-67
Functional Description
The MT093 is an analog switch matrix with an array
size of 8 x 12. The switch array is arranged such that
there are 8 columns by 12 rows. The columns are
referred to as the Y input/output lines and the rows
are the X input/output lines. The crosspoint analog
switch array will interconnect any X line with any Y
line when turned on and provide a high degree of
isolation when turned off. The control memory
consists of a 96 bit write only RAM in which the bits
are selected by the address input lines (AY0-AY2,
AX0-AX3). Data is presented to the memory on the
DATA input line. Data is asynchronously written into
memory whenever the STROBE input is high and is
latched on the falling edge of STROBE. A logical “1”
written into a memory cell turns the corresponding
crosspoint switch on and a logical “0” turns the
crosspoint
off.
Only
the
crosspoint
switches
corresponding to the addressed memory location are
altered when data is written into memory. The
remaining switches retain their previous states. Any
combination of X and Y lines can be interconnected
by establishing appropriate
patterns in the control
memory. A logical “1” on the RESET input line will
asynchronously return all memory locations to logical
“0” turning off all crosspoint switches.
Address Decode
The seven address lines along with the STROBE
input are logically ANDed to form an enable signal
for
the resettable transparent latches. The DATA
input
is buffered and
is used as the input to all
latches. To write to a location, RESET must be low
while the address and data lines are set up. Then the
STROBE input is set high and then low causing the
data to be latched. The data can be changed while
STROBE is high, however, the corresponding switch
will turn on and off in accordance with the data. Data
must be stable on the falling edge of STROBE
in
order for correct data to be written to the latch.



Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com