| Electronic Components Datasheet Search |
|
SD6830 Datasheet(PDF) 14 Page - AUK corp |
|
|
|||||||||||||||||||||||||||||
SD6830 Datasheet(HTML) 14 Page - AUK corp |
|
14 / 34 page ![]() KSI-W002-000 14 Figure 6-6. Rest structure and Release Timing for STOP Mode to Normal Mode 6.14 OSC Divide Option The OSC divide option provides a maximum 1MHz system clock (F SYS). FOSC which is generated in oscillation circuit is divided eight or non-divide to produce F SYS. This dividing ratio will be selected by mask option. F OSC : Oscillator clock, F SYS : System clock (FOSC or FOSC/8) Figure 6-7 OSC Divide Option 7. Electrical Specifications 7.1 Absolute maximum ratings Symbols Parameters Conditions Ratings Units V DD Supply Voltage -0.3 ~ 6.0 V V I Input Voltage -0.3 ~ V DD + 0.3 V V O Output Voltage Ta=25℃ -0.3 ~ V DD + 0.3 V T OPR Operating temperature - -20 ~ 85 ℃ T STG Storage Temperature - -40 ~ 125 ℃ SD6830 Internal /STOP Key input ( PORT D or PORT E ) OSCOUT STOP instruction 27mS(Min.) Normal mode Stop mode Stop mode VDD PORT D PORT E 4 4 STOP RESET STOP instruction internal /POR WDT overflow DMC6830 OSC DIVIDE-8 MASK OPTION OSC OUT FOSC F SYS OSC IN SD6830 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |