Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CY7C024AV Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C024AV
Description  3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C024AV Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C024AV Datasheet HTML 6Page - Cypress Semiconductor CY7C024AV Datasheet HTML 7Page - Cypress Semiconductor CY7C024AV Datasheet HTML 8Page - Cypress Semiconductor CY7C024AV Datasheet HTML 9Page - Cypress Semiconductor CY7C024AV Datasheet HTML 10Page - Cypress Semiconductor CY7C024AV Datasheet HTML 11Page - Cypress Semiconductor CY7C024AV Datasheet HTML 12Page - Cypress Semiconductor CY7C024AV Datasheet HTML 13Page - Cypress Semiconductor CY7C024AV Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Document #: 38-06052 Rev. *E
Page 10 of 19
Data Retention Mode
The CY7C024AV/025AV/ 026AV and CY7C0241AV/ 0251AV/
036AV are designed with battery backup in mind. Data
retention voltage and supply current are guaranteed over
temperature. The following rules ensure data retention:
1. Chip Enable (CE) must be held HIGH during data retention,
within VCC to VCC – 0.2V.
2. CE must be kept between VCC – 0.2V and 70% of VCC
during the power-up and power-down transitions.
3. The RAM can begin operation >tRC after VCC reaches the
minimum operating voltage (3.0V).
Notes:
23. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
24. Test conditions used are Load 2.
25. tBDD is a calculated parameter and is the greater of tWDD–tPWE (actual) or tDDD–tSD (actual).
26. CE = VCC, Vin = GND to VCC, TA = 25°C. This parameter is guaranteed but not tested.
tHD
Data Hold From Write End
0
0
ns
tHZWE
[21, 22]
R/W LOW to High Z
12
15
ns
tLZWE
[21, 22]
R/W HIGH to Low Z
3
0
ns
tWDD
[23]
Write Pulse to Data Delay
45
50
ns
tDDD
[23]
Write Data Valid to Read Data Valid
30
35
ns
Busy Timing[24]
tBLA
BUSY LOW from Address Match
20
20
ns
tBHA
BUSY HIGH from Address Mismatch
20
20
ns
tBLC
BUSY LOW from CE LOW
20
20
ns
tBHC
BUSY HIGH from CE HIGH
17
17
ns
tPS
Port Set-up for Priority
5
5
ns
tWB
R/W HIGH after BUSY (Slave)
0
0
ns
tWH
R/W HIGH after BUSY HIGH (Slave)
15
17
ns
tBDD
[25]
BUSY HIGH to Data Valid
20
25
ns
Interrupt Timing[24]
tINS
INT Set Time
20
20
ns
tINR
INT Reset Time
20
20
ns
Semaphore Timing
tSOP
SEM Flag Update Pulse (OE or SEM)10
12
ns
tSWRD
SEM Flag Write to Read Time
5
5
ns
tSPS
SEM Flag Contention Window
5
5
ns
tSAA
SEM Address Access Time
20
25
ns
Switching Characteristics Over the Operating Range (continued)[18]
Parameter
Description
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Unit
-20
-25
Min.
Max.
Min.
Max.
Timing
Parameter
Test Conditions[26]
Max.
Unit
ICCDR1
@ VCCDR = 2V
50
µA
Data Retention Mode
3.0V
3.0V
VCC > 2.0V
VCC to VCC – 0.2V
VCC
CE
tRC
V
IH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com