Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TS3003 Datasheet(PDF) 3 Page - Silicon Laboratories

Part # TS3003
Description  Single Resistor Sets Output Frequency
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

TS3003 Datasheet(HTML) 3 Page - Silicon Laboratories

  TS3003 Datasheet HTML 1Page - Silicon Laboratories TS3003 Datasheet HTML 2Page - Silicon Laboratories TS3003 Datasheet HTML 3Page - Silicon Laboratories TS3003 Datasheet HTML 4Page - Silicon Laboratories TS3003 Datasheet HTML 5Page - Silicon Laboratories TS3003 Datasheet HTML 6Page - Silicon Laboratories TS3003 Datasheet HTML 7Page - Silicon Laboratories TS3003 Datasheet HTML 8Page - Silicon Laboratories TS3003 Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
TS3003
TS3003 Rev. 1.0
Page 3
ELECTRICAL CHARACTERISTICS
VDD = 3V, VPWM_CNTRL= VDD, RSET = 4.32MΩ, RLOAD(FOUT) = Open Circuit, CLOAD(FOUT) = 0pF, CLOAD(PWM) = 0pF, CPWM = 47pF, unless otherwise
noted. Values are at TA = 25°C unless otherwise noted. See Note 1.
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Supply Voltage
VDD
1.55
5.25
V
Supply Current
IDD
CPWM = VDD
1.9
2.4
µA
-40°C
≤ T
A ≤ 85°C
2.7
3.3
3.6
-40°C
≤ T
A ≤ 85°C
4.5
FOUT Period
tFOUT
39
40.1
41.2
µs
-40°C
≤ T
A ≤ 85°C
38
42
FOUT Period Line
Regulation
∆t
FOUT/V
1.55V
≤ V
DD ≤ 5.25V
0.17
%/V
FOUT Duty cycle
49
51
%
FOUT Period
Temperature
Coefficient
∆t
FOUT/∆T
0.02
%/°C
PWMOUT Duty Cycle
DC(PWMOUT)
37
41.6
48
%
VPWM_CNTRL= 0V
15
24
PWMOUT Duty Cycle
Line Regulation
ΔDC(PWMOUT)/V
1.55V < VDD < 5.25V, FDIV2:0 = 000
-3
%
CPWM Sourcing Current
ICPWM
930
1050
nA
-40°C
≤ T
A ≤ 85°C
810
1150
UVLO Hysteresis
VUVLO
(VDD=1.55V) – (VDD_SHUTDOWN VOLTAGE)
150
250
mV
FOUT, PWMOUT
Rise Time
tRISE
See Note 2, CL = 15pF
10
ns
FOUT, PWMOUT
Fall Time
tFALL
See Note 2, CL = 15pF
10
ns
FOUT Jitter
See Note 3
0.001
%
RSET Pin Voltage
V(RSET)
0.3
V
FDIV Input Current
IFDIV
10
nA
-40°C
≤ T
A ≤ 85°C
20
Maximum Oscillator
Frequency
Fosc
RSET= 360K
300
kHz
High Level Output
Voltage, FOUT and
PWMOUT
VDD - VOH
IOH = 1mA
160
mV
Low Level Output
Voltage, FOUT and
PWMOUT
VOL
IOL = 1mA
140
mV
Dead Time
TDT
FOUT edge falling and PWMOUT edge rising
106
ns
Note 1: All devices are 100% production tested at TA = +25°C and are guaranteed by characterization for TA = TMIN to TMAX, as specified.
Note 2: Output rise and fall times are measured between the 10% and 90% of the VDD power-supply voltage levels. The specification is based
on lab bench characterization and is not tested in production.
Note 3: Timing jitter is the ratio of the peak-to-peak variation of the period to the mean of the period. The specification is based on lab bench
characterization and is not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com