Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LNBH25SPQR Datasheet(PDF) 23 Page - STMicroelectronics

Part # LNBH25SPQR
Description  LNB supply and control IC with step-up and IC interface
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBH25SPQR Datasheet(HTML) 23 Page - STMicroelectronics

Back Button LNBH25SPQR Datasheet HTML 19Page - STMicroelectronics LNBH25SPQR Datasheet HTML 20Page - STMicroelectronics LNBH25SPQR Datasheet HTML 21Page - STMicroelectronics LNBH25SPQR Datasheet HTML 22Page - STMicroelectronics LNBH25SPQR Datasheet HTML 23Page - STMicroelectronics LNBH25SPQR Datasheet HTML 24Page - STMicroelectronics LNBH25SPQR Datasheet HTML 25Page - STMicroelectronics LNBH25SPQR Datasheet HTML 26Page - STMicroelectronics LNBH25SPQR Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 37 page
background image
LNBH25S
I²C interface protocol
DocID026736 Rev 2
23/37
The writing procedure can start from any register address (status 1,2 or data 1..4)
by simply setting X values in the register address byte (after the chip address). It
can be also stopped by the master by sending a stop condition after any
acknowledge bit.
7.3
Data registers
The data 1..4 registers can be addressed both to write and read mode. In read mode they
return the last writing byte status received in the previous write transmission.
The following tables provide the register address values of data 1..4 and a function
description of each bit.
Table 7: Data 1 (read/write register. Register address = 0X2)
Bit
Name
Value
Description
Bit 0
(LSB)
VSEL1
0/1
Output voltage selection bits. Refer to Table 14: "Output voltage
selection table (data1 register, write mode)"
Bit 1
VSEL2
0/1
Bit 2
VSEL3
0/1
Bit 3
VSEL4
0/1
Bit 4
N/A
0
Reserved. Keep to “0”
Bit 5
N/A
0
Reserved. Keep to “0”
Bit 6
N/A
0
Reserved. Keep to “0”
Bit 7
(MSB)
N/A
0
Reserved. Keep to “0”
N/A = reserved bit
All bits reset to “0” at power-on
Table 8: Data 2 (read/write register. Register address = 0X3)
Bit
Name
Value
Description
Bit 0 (LSB)
TEN
1
22 kHz tone enabled. Tone output controlled by DSQIN pin
0
22 kHz tone output disabled
Bit 1
LPM
1
Low power mode active (used with 22 kHz tone output
disabled only)
0
Low power mode deactivated (keep always LPM = 0
during 22 kHz tone transmission)
Bit 2
EXTM
1
DSQIN input pin is set to receive external 22 kHz TTL
signal source
0
DSQIN input pin is set to receive external DiSEqC
envelope TTL signal
Bit 3
N/A
0
Reserved. Keep to “0”
Bit 4
N/A
0
Reserved. Keep to “0”
Bit 5
N/A
0
Reserved. Keep to “0”
Bit 6
N/A
0
Reserved. Keep to “0”
Bit 7(MSB)
N/A
0
Reserved. Keep to “0”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com