M24C64S-FCU datasheet(13/35 Pages) STMICROELECTRONICS

13 / 35 page

DocID025449 Rev 7

13/35

M24C64S-FCU

Instructions

5.1

Write operations

Following a Start condition the bus master sends a device select code with the R/W bit (RW)

reset to 0. The device acknowledges this, as shown in Figure 5, and waits for two address

bytes. The device responds to each address byte with an acknowledge bit, and then waits

for the data byte.

When the bus master generates a Stop condition immediately after a data byte Ack bit (in

the “10th bit” time slot), either at the end of a Byte Write or a Page Write, the internal Write

cycle tW is triggered. A Stop condition at any other time slot does not trigger the internal

Write cycle.

After the Stop condition and the successful completion of an internal Write cycle (tW), the

device internal address counter is automatically incremented to point to the next byte after

the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does

not respond to any requests.

Table 3. Most significant address byte

A15

A14

A13

A12

A11

A10

Table 4. Least significant address byte

M24C64S-FCU Datasheet(PDF) 13 Page - STMicroelectronics