M95M01-DWMN3TP datasheet(15/40 Pages) STMICROELECTRONICS

15 / 40 page

DocID023214 Rev 6

15/40

M95M01-A125 M95M01-A145

Instructions

Each command is composed of bytes (MSBit transmitted first), initiated with the instruction

byte, as summarized in Table 6.

If an invalid instruction is sent (one not contained in Table 6), the device automatically enters

a Wait state until deselected.

For read and write commands to memory array and Identification Page, the address is

defined by three bytes as explained in Table 7.

Table 6. Instruction set

Instruction

Description

Instruction

format

WREN

Write Enable

0000 0110

WRDI

Write Disable

0000 0100

RDSR

Read Status Register

0000 0101

WRSR

Write Status Register

0000 0001

READ

Read from Memory Array

0000 0011

WRITE

Write to Memory Array

0000 0010

RDID

Read Identification Page

1000 0011

WRID

Write Identification Page

1000 0010

RDLS

Reads the Identification Page lock status.

1000 0011

LID

Locks the Identification page in read-only mode.

1000 0010

Table 7. Significant bits within the address bytes(1) (2)

Instruction

Upper address byte

b23 b22 ... b17 b16

Middle address byte

b15 b14 ... b10 b9 b8

Lower address byte

b7 b6 ... b2 b1 b0

READ or WRITE

x x ... x A16

A15 A14 ... A10 A9 A8

A7 A6 ... A1 A0

RDID or WRID

0 0 ... 0 0

0 ... 0

0 0

A7 A6 ... A1 A0

RDLS or LID

0 0 ... 0 0

0 0 0 0 . 0 1 0 0

0 0 ... 0 0

1. A: Significant address bit.

2. x: bit is Don’t Care.

M95M01-DWMN3TP Datasheet(PDF) 15 Page - STMicroelectronics

M95M01-DWMN3TP Datasheet(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL