| Electronic Components Datasheet Search |
|
M95M01-DWDW4TP Datasheet(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95M01-DWDW4TP Datasheet(HTML) 13 Page - STMicroelectronics |
|
13 / 40 page ![]() DocID023214 Rev 6 13/40 M95M01-A125 M95M01-A145 Operating features 39 SRWD bit and W input signal The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect pin (W) signal. When the SRWD bit is written to 0, it is possible to write the Status Register, regardless of whether the pin Write Protect (W) is driven high or low. When the SRWD bit is written to 1, two cases have to be considered, depending on the state of the W input pin: • Case 1: if pin W is driven high, it is possible to write the Status Register. • Case 2: if pin W is driven low, it is not possible to write the Status Register (WRSR is discarded) and therefore SRWD,BP1,BP0 bits cannot be changed (the size of the protected memory block defined by BP1,BP0 bits is frozen). Case 2 can be entered in either sequence: • Writing SRWD bit to 1 after driving pin W low, or • Driving pin W low after writing SRWD bit to 1. The only way to exit Case 2 is to pull pin W high. Note: if pin W is permanently tied high, the Status Register cannot be write-protected. The protection features of the device are summarized in Table 4. 3.5 Identification page The M95M01-A125 and M95M01-A145 offer an Identification page (256 bytes) in addition to the 1 Mbit memory. The Identification page contains two fields: • Device identification: the three first bytes are programmed by STMicroelectronics with the Device identification code, as shown in Table 5. • Application parameters: the bytes after the Device identification code are available for application specific data. Table 3. Write-protected block size Status Register bits Protected block Protected array addresses BP1 BP0 0 0 None None 0 1 Upper quarter 1.80.00h - 1.FF.FFh 1 0 Upper half 1.00.00h - 1.FF.FFh 1 1 Whole memory 0.00.00h - 1FF.FFh plus Identification page Table 4. Protection modes SRWD bit W signal Status 0X Status Register is writable. 11 1 0 Status Register is write-protected. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |