| Electronic Components Datasheet Search |
|
PAC5253 Datasheet(PDF) 39 Page - Active-Semi, Inc |
|
|
|||||||||||||||||||||||||||||
PAC5253 Datasheet(HTML) 39 Page - Active-Semi, Inc |
|
39 / 68 page ![]() PAC5253 Power Application Controller 12.3.4. Power Drivers Control All power drivers are initially disabled from power-on-reset. To enable the power drivers, the microprocessor must first set the driver enable bit to '1'. The gate drivers controlled by the microcontroller ports and PWM signals according to Table 21, with configurable delays as shown in Table 21. Refer to the PAC application notes and user guide for additional information on power drivers control programming. Table 21. Microcontroller Port and PWM to Power Driver Mapping PART NUMBER PWMA0 PWMA1 PWMA2 PWMA3/ PWMA4/ PWMB0 PWMA4/ PWMB0 PWMA5/ PWMA7/ PWMC1 PWMA6/ PWMD0 PAC5253 DRL0 DRL1 DRL2 DRL3 DXH0 DXH1 DXH2 Table 22. Power Driver Delay Configuration DELAY SETTING DRLx DXHx RISING FALLING RISING FALLING Default Setting 130ns 140ns 200ns 240ns 01b Setting 170ns 180ns 10b Setting 230ns 250ns 11b Setting 360ns 380ns 12.3.5. Gate Driver Fault Protection The ASPD incorporates a configurable fault protection mechanism using two protection event signals from the Configurable Analog Front End (CAFE), designated as protection event 1 (PR1) and protection event 2 (PR2) signals. The DRL0/DRL1/DRL2 drivers are designated as low-side group 1, and the DRL3 gate driver are designed as low-side group 2. The DXH0/DXH1/DXH2 ultra-high-voltage gate drivers are designated as high-side group 1. The PR1 signal from the CAFE can be used to disable low-side group 1, high-side group 1, or both depending on the PR1 mask bit settings. The PR2 signal from the CAFE can be used to disable low-side group 2, high-side group 2, or both depending on the PR2 mask bit - 39 - Rev 1.10‒January 28, 2016 Figure 12-3. High-Side Switching Transients and Optional Circuitry V DXSx V DXSx ≥ -10V V DXBx ≤ 625V V DXBx dV/dt dV/dt (a) High-Side Switching Transients (b) Optional Transient Protection and Slew Rate Control DXHx DRLx DXSx DXBx V P V IN PAC5253 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |