Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

GS2960 Datasheet(PDF) 39 Page - Semtech Corporation

Part # GS2960
Description  3Gb/s, HD, SD SDI Receiver Complete with SMPTE Video Processing
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2960 Datasheet(HTML) 39 Page - Semtech Corporation

Back Button GS2960 Datasheet HTML 35Page - Semtech Corporation GS2960 Datasheet HTML 36Page - Semtech Corporation GS2960 Datasheet HTML 37Page - Semtech Corporation GS2960 Datasheet HTML 38Page - Semtech Corporation GS2960 Datasheet HTML 39Page - Semtech Corporation GS2960 Datasheet HTML 40Page - Semtech Corporation GS2960 Datasheet HTML 41Page - Semtech Corporation GS2960 Datasheet HTML 42Page - Semtech Corporation GS2960 Datasheet HTML 43Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 97 page
background image
GS2960 3Gb/s, HD, SD SDI Receiver Complete with
SMPTE Video Processing
Data Sheet
48003 - 6
September 2012
39 of 97
An example delay adjustment over min/typ/max conditions is illustrated in Figure 4-8.
The target delay is 0.84 ns under typical conditions (approximately 45º PCLK phase
shift), and requires a control word setting of 0x0014 for address 0x006C.
Figure 4-8: Delay Adjustment Ranges
4.10 Timing Signal Generator
The GS2960 has an internal timing signal generator which is used to generate digital
FVH timing reference signals, to detect and correct certain error conditions and
automatic video standard detection.
The timing signal generator is only operational in SMPTE mode (SMPTE_BYPASS =
HIGH).
The timing signal generator consists of a number of counters and comparators operating
at video pixel and video line rates. These counters maintain information about the total
line length, active line length, total number of lines per field/frame and total active lines
per field/frame for the received video standard.
It takes one video frame to obtain full synchronization to the received video standard.
NOTE: Both 8-bit and 10-bit TRS words are identified by the device. Once
synchronization has been achieved, the timing signal generator continues to monitor
the received TRS timing information to maintain synchronization.
The timing signal generator re-synchronizes all pixel and line based counters on every
received TRS ID.
PCLK
6.734ns
3.367ns
offset [5] = 1 (90º phase shift)
1.684ns
0.842ns
Ranges:
PCLK
(MIN)
6.734ns
3.367ns
1.684ns
PCLK
(TYP)
PCLK
(MAX)
0.58ns
delay
0.84ns
delay
1.38ns
delay
90º phase shift
Typical 45º phase shift



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com