Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

S7600A Datasheet(PDF) 21 Page - Seiko Instruments Inc

Part # S7600A
Description  Hardware Specification (TCP/IP Network Stack LSI)
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SII [Seiko Instruments Inc]
Direct Link  http://www.sii.co.jp
Logo SII - Seiko Instruments Inc

S7600A Datasheet(HTML) 21 Page - Seiko Instruments Inc

Back Button S7600A Datasheet HTML 17Page - Seiko Instruments Inc S7600A Datasheet HTML 18Page - Seiko Instruments Inc S7600A Datasheet HTML 19Page - Seiko Instruments Inc S7600A Datasheet HTML 20Page - Seiko Instruments Inc S7600A Datasheet HTML 21Page - Seiko Instruments Inc S7600A Datasheet HTML 22Page - Seiko Instruments Inc S7600A Datasheet HTML 23Page - Seiko Instruments Inc S7600A Datasheet HTML 24Page - Seiko Instruments Inc S7600A Datasheet HTML 25Page - Seiko Instruments Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 60 page
background image
TCP/IP Network Stack LSI
S-7600A
Hardware Specification Revision 1.3
Seiko Instruments Inc.
5-4
5.2.2. x80 Family MPU Mode
This mode is selected by pulling the C86 input pin “L” and the PSX input pin “H”. In this mode, the
address and data are muxed onto a single 8-bit bus. All cycles start with the address placed on the bus.
This address is then latched internally on the rising edge of WRITEX. The RS pin “L” indicates that the
WRITEX strobe is for the address phase. In the next phase, data is either written or read by generating
WRITEX or READX strobe. The MPU interface logic will assert the BUSYX signal after READX or
WRITEX strobes are de-asserted. The BUSYX signal is de-asserted after the S-7600A complete a read
or writes operation. The MPU samples the BUSYX signal before starting a new cycle. The MPU can
initiate a new cycle after the BUSYX signal gets de-asserted.
5.2.2.1. Write Cycle Timing
Figure 5-3
x80 Family MPU Write Cycle Timing
Symbol
Description
Min
Max
Notes
TCYC8
System Cycle Time
100 ns
-
TAH8
Address Hold Time
20ns
-
TAW8
Address Setup Time
20ns
-
TDS8
Data Setup time
20ns
-
TDH8
Data Hold Time
20 ns
-
TCC8
Control Pulse Width
40 ns
1.9CLK
TBD8
BUSYX Delay Time
-
30ns
CL=80pF
TBC8
BUSYX Pulse Width
2CLK
-
TBOD8
BUSYX Output Disable Time
-
30ns
CL=80pF
NOTES:
• CLK is the clock of S-7600A
• Timing is specified of 50% of the signal waveform.
• Rise/fall time(20%,80%) of the input signal is 15nsec or less.
Table 5-5
x80 Family MPU Write Cycle Timing
CS
READX
CLK
BUSYX
WRITEX
RS
SD7 to 0
TAH8
TAW8
TCC8
TDH8
TDS8
TBD8
TBC8
TDH8
TAH8
TAW8
TCYC8
TCC8
TDS8
TBOD8
Address
read
Data
read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com