AD4016M161VCB-5 datasheet(14/28 Pages) ETC

14 / 28 page

Rev.1

Page 14

Notes :

1. AC measurements assume tT = 2ns.

2. An initial pause of 100

is required after power up, and it followed by a minimum of eight

initialization cycles (RAS - only refresh cycle or CAS - before - RAS refresh cycle). If the internal

refresh counter is used, a minimun of eight CAS - before - RAS refresh cycles are required.

3. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to

the device.

4. All the VCC and VSS pins shall be supplied with the same voltages.

5. tRAS(min) = tRWD(min)+tRWL(min)+tT in read-modify-write cycle.

6. tCAS(min) = tCWD(min)+tCWL(min)+tT in read-modify-write cycle.

7. tASC(min), tRCS(min), tWCS(min), and tRPC are determined by the falling edge of CAS .

8. tRCD(max) is specified as a reference point only, and tRAC(max) can be met with the tRCD(max) limit.

Otherwise, tRAC is controlled exclusively by tCAC if tRCD is greater than the specified tRCD(max) limit.

9. tRAD(max) is specified as a reference point only, and tRAC(max) can be met with the tRAD(max) limit.

Otherwise, tRAC is controlled exclusively by tAA if tRAD is greater than the specified tRAD(max) limit.

10. tCRP, tCHR, tRCH, tCPA and tCPW are determined by the rising edge of CAS .

11. VIH(min) and VIL(max) are reference levels for measuring timing or input signals. Therefore, transition

time is measured between VIH and VIL.

12. Assumes that tRCD

tRCD(max) and tRAD

tRAD(max). If tRCD or tRAD is greater than the maximum

recommended value shown in this table, tRAC exceeds the value shown.

13. Assumes that

(max) and

(max).

14. Access time is determined by the maximum of tAA, tCAC, tCPA.

15. Assumes that

(max) and

(max).

16. Either tRCH or tRRH must be satisfied for a read cycle.

17. tOFF(max) and tOEZ(max) define the time at which the output achieves the open circuit condition (high

impedance). tOFF is determined by the later rising edge of RAS or CAS.

18. tWCS, tRWD, tCWD, and tAWD are not restrictive operating parameters. They are included in the data

sheet as electrical characteristics only. If

(min), the cycle is an early write cycle and the

data out will remain open circuit (high impedance) throughout the entire cycle. If

(min),

(min) and

(min), the cycle is a read-modify-write and

the data output will contain data read from the selected cell. If neither of the above sets of conditions

is satisfied, the condition of the data output (at access time) is indeterminate.

19. These parameters are referenced to CAS separately in an early write cycle and to WE edge in a

delayed write or a read-modify-write cycle.

20. tRASP defines RAS pulse width in EDO page mode cycles.

µs

≤

RCD

≥

RAD

≤

RCD

≤

RAD

≥

WCS

≥

RWD

≥

CWD

≥

AWD

≥

CPW

≥

AD4016M161VCB-5 Datasheet(PDF) 14 Page - List of Unclassifed Manufacturers

AD4016M161VCB-5 Datasheet(HTML) 14 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL