Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AD7989-5BCPZ-R2 Datasheet(PDF) 19 Page - Analog Devices

Part # AD7989-5BCPZ-R2
Description  18-Bit, 100 kSPS/500 kSPS PulSAR ADCs in MSOP/LFCSP
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7989-5BCPZ-R2 Datasheet(HTML) 19 Page - Analog Devices

Back Button AD7989-5BCPZ-R2 Datasheet HTML 15Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 16Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 17Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 18Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 19Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 20Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 21Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 22Page - Analog Devices AD7989-5BCPZ-R2 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 24 page
background image
Data Sheet
AD7989-1/AD7989-5
CHAIN MODE
This mode can be used to daisy-chain multiple AD7989-1/
AD7989-5 devices on a 3-wire serial interface. This feature is
useful for reducing component count and wiring connections,
for example, in isolated multiconverter applications or for
systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using two AD7989-1/AD7989-5
devices is shown in Figure 35, and the corresponding timing is
given in Figure 36.
When SDI/CS and CNV are low, SDO is driven low. With SCK
low, a rising edge on CNV initiates a conversion, and selects the
chain mode. In this mode, CNV is held high during the
conversion phase and the subsequent data readback. When the
conversion is complete, the MSB is output onto SDO and the
AD7989-1/AD7989-5 enter the acquisition phase and power
down. The remaining data bits stored in the internal shift
register are clocked by subsequent SCK falling edges. For each
ADC, SDI feeds the input of the internal shift register and is
clocked by the SCK falling edge. Each ADC in the chain outputs
its data MSB first, and 18 × N clocks are required to read back
the N ADCs. The data is valid on both SCK edges. Although the
rising edge can be used to capture the data, a digital host using
the SCK falling edge allows a faster reading rate and, consequently,
more AD7989-1/AD7989-5 devices in the chain, provided that
the digital host has an acceptable hold time. The maximum
conversion rate may be reduced due to the total readback time.
Figure 35. Chain Mode Connection Diagram
Figure 36. Chain Mode Serial Interface Timing
CONVERT
DATA IN
CLK
DIGITAL HOST
AD7989-1/
AD7989-5
SDO
CNV
B
SCK
AD7989-1/
AD7989-5
SDO
CNV
A
SCK
SDI/CS
SDI/CS
DA17
DA16
DA15
SCK
1
2
3
34
35
36
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
16
17
tSCK
tSCKL
tSCKH
DA0
19
20
18
SDOB
DB17
DB16
DB15
DA1
DB1
DB0
DA17
DA16
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
SDI/CSA = 0
SDOA = SDI/CSB
Rev. A | Page 19 of 24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com