| Electronic Components Datasheet Search |
|
RT1650WSC Datasheet(PDF) 6 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT1650WSC Datasheet(HTML) 6 Page - Richtek Technology Corporation |
|
6 / 26 page ![]() RT1650 Copyright © 2015 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. www.richtek.com DS1650-00 July 2015 6 Operation MCU Based Digital Circuit RT1650 is a SoC (System on Chip) produce, which contains system level feature to control the communication with power transmitter, power calculation and GPIO. The firmware can be programmed into OTP (One Time Programmable) memory, so that user can discuss the features with RICHTEK, and custom some functions and GPIO behavior. To flexibly control whole functions, this chip embedded a MTP (Multiple Time Programmable) memory to save various setting and parameters. The external host can real-time read some power information via I2C interface. OVP (Over Voltage Protection) The OVP function using to protect the abnormal power signal to let the RT1650 damaged. Once the VRECT exceeds 11.5V, this block will drive the CLAMP MOS to avoid the over voltage damage. OTP (Over Temperature Protection) The OTP function shuts down the linear regulator operation when the junction temperature exceeds 150 C. Once the junction temperature cools down by around 20 C, the receiver will automatically resume operating. Synchronous Rectifier Control This block detect the zero-cross of the AC1 and AC2 voltage then control the high-side and low-side MOS of the rectifier. RT1650 provide the Asynchronous, Half-synchronous and Full-synchronous control to optimize the rectifier efficiency. Mode Control Mode control is using for the default mode, wireless mode, adapter mode and disable mode selection. Adapter Detection In the default mode and adapter mode, adapter detection block control the ADEN pin to follow the VADD-5V to avoid the PMOS damaged. FSK Decoder This block analysis the frequency from the AC1 and AC2. This information can use for the FSK (Frequency Shift Key) decode to the WPC medium power standard. This information also can use for the power loss calculation of the resonant tank. Packet Control This block build up the WPC standard 2kHz bi-phase encoding scheme with the asynchronous serial format and the packet structure. This block control the open-drain MOS to achieve the ASK (Amplitude Shift Key) communication. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |