Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

FM24V02A Datasheet(PDF) 13 Page - Cypress Semiconductor

Part # FM24V02A
Description  256-Kbit (32K 횞 8) Serial (I2C) F-RAM
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

FM24V02A Datasheet(HTML) 13 Page - Cypress Semiconductor

Back Button FM24V02A Datasheet HTML 9Page - Cypress Semiconductor FM24V02A Datasheet HTML 10Page - Cypress Semiconductor FM24V02A Datasheet HTML 11Page - Cypress Semiconductor FM24V02A Datasheet HTML 12Page - Cypress Semiconductor FM24V02A Datasheet HTML 13Page - Cypress Semiconductor FM24V02A Datasheet HTML 14Page - Cypress Semiconductor FM24V02A Datasheet HTML 15Page - Cypress Semiconductor FM24V02A Datasheet HTML 16Page - Cypress Semiconductor FM24V02A Datasheet HTML 17Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 19 page
background image
FM24V02A
Document Number: 001-90839 Rev. *G
Page 13 of 19
AC Switching Characteristics
Over the Operating Range
Parameter[7]
Alt.
Parameter
Description
Fast-Mode Plus (Fm+) [9]
Hs-Mode[9]
Unit
Min
Max
Min
Max
fSCL[8]
SCL clock frequency
–
1.0
–
3.4
MHz
tSU; STA
Start condition setup for repeated Start
260
–
160
–
ns
tHD;STA
Start condition hold time
260
–
160
–
ns
tLOW
Clock LOW period
500
–
160
–
ns
tHIGH
Clock HIGH period
260
–
60
–
ns
tSU;DAT
tSU;DATA
Data in setup
50
–
10
–
ns
tHD;DAT
tHD;DATA
Data in hold
0
–
0
70
ns
tDH
Data output hold (from SCL at VIL)0
–
0
–
ns
tR[10]
tr
Input rise time
–
120
10
80
ns
tF[10]
tf
Input fall time
20 * (VDD / 5.5 V)
120
10
80
ns
tSU;STO
STOP condition setup
260
–
160
–
ns
tAA
tVD;DATA
SCL LOW to SDA Data Out Valid
–
450
–
130
ns
tVD;ACK
ACK output valid time
–
450
–
130
ns
tOF[10]
Output fall time from VIH min to VILmax
20 * (VDD / 5.5 V)
120
–
80
ns
tBUF
Bus free before new transmission
500
–
300
–
ns
tSP
Noise suppression time constant on SCL, SDA
0
50
–
5
ns
Figure 18. Read Bus Timing Diagram
Figure 19. Write Bus Timing Diagram
tSU:SDA
Start
tR
`
tF
Stop Start
tBUF
tHIGH
1/fSCL
tLOW
tSP
tSP
Acknowledge
tHD:DAT
tSU:DAT
tAA
tDH
SCL
SDA
tSU:STO
Start
Stop Start
Acknowledge
tAA
tHD:DAT
tHD:STA
tSU:DAT
SCL
SDA
Notes
7. Test conditions assume signal transition time of 10 ns or less, timing reference levels of VDD/2, input pulse levels of 0 to VDD(typ), and output loading of the specified
IOL and 100 pF load capacitance shown in Figure 17.
8. The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to fSCL(max).
9. Bus Load (Cb) considerations; Cb < 550 pF for I2C clock frequency (SCL) 1 MHz; Cb < 100 pF for SCL at 3.4 MHz.
10. These parameters are guaranteed by design and are not tested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com