DS99R101_13 datasheet(22/29 Pages) TI1

22 / 29 page

ROUT0

ROUT1

ROUT2

ROUT3

ROUT4

ROUT5

ROUT6

ROUT7

ROUT8

ROUT9

ROUT10

ROUT11

ROUT12

ROUT13

ROUT14

ROUT15

ROUT16

ROUT17

ROUT18

ROUT19

ROUT20

ROUT21

ROUT22

ROUT23

RCLK

RPWDNB

REN

RRFB

RESRVD

RIN+

RIN-

VDDOR2

VDDOR3

VDDR1

VDDR0

VDDPR1

VDDPR0

Notes:

RPWDNB = System GPO

REN = High (ON)

RRFB = High (Rising edge)

RESRVD = Low

3.3V

DS99R102 (DES)

C10

VDDIR

VDDOR1

VSSPR0

VSSPR1

VSSR0

VSSR1

VSSIR

VSSOR1

VSSOR2

VSSOR3

LOCK

C1 to C4 = 0.01 P F

C5 to C8 = 0.1 P F

C9, C10 = 100 nF; 50WVDC, NPO or X7R

R1 = 100:

Serial

LVDS

Interface

LVCMOS

Parallel

Interface

GPO if used, or tie High (ON)

3.3V

DS99R101, DS99R102

SNLS240D – MARCH 2007 – REVISED APRIL 2013

www.ti.com

Figure 21. DS99R102 Typical Application Connection

TRUTH TABLES

DS99R101 Serializer Truth Table

TPWDNB

DEN

Tx PLL Status

LVDS Outputs

(Pin 9)

(Pin 18)

(Internal)

(Pins 19 and 20)

Hi Z

Not Locked

Hi Z

Locked

Serialized Data with Embedded Clock

DS99R102 Deserializer Truth Table

RPWDNB

REN

Rx PLL Status

ROUTn and RCLK

LOCK

(Pin 1)

(Pin 48)

(Internal)

(See Pin Diagram)

(Pin 17)

Hi Z

L = PLL Unocked;

H = PLL Locked

Not Locked

Hi Z

Locked

Data and RCLK Active

Submit Documentation Feedback

Product Folder Links: DS99R101 DS99R102

DS99R101 Datasheet(PDF) 22 Page - Texas Instruments

DS99R101 Datasheet(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL