| Electronic Components Datasheet Search |
|
PCF8574ADGVR Datasheet(PDF) 5 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
PCF8574ADGVR Datasheet(HTML) 5 Page - Texas Instruments |
|
5 / 16 page ![]() PCF8574 REMOTE 8BIT I/O EXPANDER FOR I2C BUS SCPS068C - JULY 2001 − REVISED JANUARY 2004 5 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC MIN TYP† MAX UNIT VIK Input diode clamp voltage II = −18 mA 2.5 V to 6 V −1.2 V VPOR Power-on reset voltage‡ VI = VCC or GND, IO = 0 6 V 1.3 2.4 V IOH P port VO = GND 2.5 V to 6 V 30 300 µA IOHT P-port transient pullup current High during acknowledge VOH = GND 2.5 V −1 mA SDA VO = 0.4 V 2.5 V to 6 V 3 IOL P port VO = 1 V 5 V 10 25 mA IOL INT VO = 0.4 V 2.5 V to 6 V 1.6 mA SCL, SDA ±5 II INT VI = VCC or GND 2.5 V to 6 V ±5 µA II A0, A1, A2 VI = VCC or GND 2.5 V to 6 V ±5 µA IIHL P port VI ≥ VCC or VI ≤ GND 2.5 V to 6 V ±400 µA ICC Operating mode VI = VCC or GND, IO = 0, fSCL = 100 kHz 6 V 40 100 A ICC Standby mode VI = VCC or GND, IO = 0 6 V 2.5 10 µA Ci SCL VI = VCC or GND 2.5 V to 6 V 1.5 7 pF Cio SDA VIO = VCC or GND 2.5 V to 6 V 3 7 pF Cio P port VIO = VCC or GND 2.5 V to 6 V 4 10 pF † All typical values are at VCC = 5 V, TA = 25°C. ‡ The power-on reset circuit resets the I2C-bus logic with VCC < VPOR and sets all I/Os to logic high (with current source to VCC). I2C interface timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) MIN MAX UNIT fscl I2C clock frequency 100 kHz tsch I2C clock high time 4 µs tscl I2C clock low time 4.7 µs tsp I2C spike time 100 ns tsds I2C serial data setup time 250 ns tsdh I2C serial data hold time 0 900 ns ticr I2C input rise time 1 µs ticf I2C input fall time 0.3 µs tocf I2C output fall time (10-pF to 400-pF bus) 300 ns tbuf I2C-bus free time between stop and start 4.7 µs tsts I2C start or repeated start condition setup 4.7 µs tsth I2C start or repeated start condition hold 4 µs tsps I2C stop-condition setup 4 µs tvd Valid data time SCL low to SDA output valid 3.4 µs Cb I2C-bus capacitive load 400 pF |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |