TMS320C31PQL60 datasheet(29/48 Pages) TI

29 / 48 page

TMS320C31, TMS320LC31

DIGITAL SIGNAL PROCESSORS

SPRS035B – MARCH 1996 – REVISED JANUARY 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

interrupt response timing

The following table defines the timing parameters for the INT signals. The numbers shown in Figure 23

correspond with those in the NO. column of the table below.

timing parameters for INT3–INT0 response (see Figure 23)

NO.

’LC31-33

’C31-40

’LC31-40

’C31-50

’C31-60

’C31-80

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

MIN

MAX

tsu(INT-H1L)

Setup time, INT3–

INT0 before H1 low

tw(INT)

Pulse duration,

interrupt to ensure

only one interrupt

2P†‡

† This value is characterized but not tested.

‡ P = tc(H)

The interrupt (INT) pins are asynchronous inputs that can be asserted at any time during a clock cycle. The

TMS320C3x interrupts are level-sensitive, not edge-sensitive. Interrupts are detected on the falling edge of H1.

Therefore, interrupts must be set up and held to the falling edge of H1 for proper detection. The CPU and DMA

respond to detected interrupts on instruction-fetch boundaries only.

For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held

to:

D A minimum of one H1 falling edge

D No more than two H1 falling edges

The TMS320C3x can accept an interrupt from the same source every two H1 clock cycles.

If the specified timings are met, the exact sequence shown in Figure 23 occurs; otherwise, an additional delay

of one clock cycle is possible.

TMS320C31PQL60 Datasheet(PDF) 29 Page - Texas Instruments

TMS320C31PQL60 Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL