Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCA9551D Datasheet(PDF) 13 Page - NXP Semiconductors

Part # PCA9551D
Description  8-bit I2C LED driver with programmable blink rates
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9551D Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button PCA9551D Datasheet HTML 9Page - NXP Semiconductors PCA9551D Datasheet HTML 10Page - NXP Semiconductors PCA9551D Datasheet HTML 11Page - NXP Semiconductors PCA9551D Datasheet HTML 12Page - NXP Semiconductors PCA9551D Datasheet HTML 13Page - NXP Semiconductors PCA9551D Datasheet HTML 14Page - NXP Semiconductors PCA9551D Datasheet HTML 15Page - NXP Semiconductors PCA9551D Datasheet HTML 16Page - NXP Semiconductors PCA9551D Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 21 page
background image
Philips Semiconductors
Product data sheet
PCA9551
8-bit I2C LED driver with programmable blink rates
2004 Oct 01
13
AC SPECIFICATIONS
SYMBOL
PARAMETER
STANDARD MODE
I2C-BUS
FAST MODE
I2C-BUS
UNITS
MIN
MAX
MIN
MAX
fSCL
Operating frequency
0
100
0
400
kHz
tBUF
Bus free time between STOP and START conditions
4.7
1.3
µs
tHD;STA
Hold time after (repeated) START condition
4.0
0.6
µs
tSU;STA
Repeated START condition set-up time
4.7
0.6
µs
tSU;STO
Set-up time for STOP condition
4.0
0.6
µs
tHD;DAT
Data in hold time
0
0
ns
tVD;ACK
Valid time for ACK condition2
600
600
ns
tVD;DAT (L)
Data out valid time3
600
600
ns
tVD;DAT (H)
Data out valid time3
1500
600
ns
tSU;DAT
Data set-up time
250
100
ns
tLOW
Clock LOW period
4.7
1.3
µs
tHIGH
Clock HIGH period
4.0
0.6
µs
tF
Clock/Data fall time
300
20 + 0.1 Cb1
300
ns
tR
Clock/Data rise time
1000
20 + 0.1 Cb1
300
ns
tSP
Pulse width of spikes that must be suppressed by the
input filters
50
50
ns
Port Timing
tPV
Output data valid
200
200
ns
tPS
Input data set-up time
100
100
ns
tPH
Input data hold time
1
1
µs
Reset
tW
Reset pulse width
6
6
ns
tREC
Reset recovery time
0
0
ns
tRESET4,5
Time to reset
400
400
ns
NOTES:
1. Cb = total capacitance of one bus line in pF.
2. tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
3. tVD;DAT = minimum time for SDA data out to be valid following SCL LOW.
4. Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
5. Upon reset, the full delay will be the sum of tRESET and the RC time constant of the SDA bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com