Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCA9510DP Datasheet(PDF) 12 Page - NXP Semiconductors

Part # PCA9510DP
Description  Hot swappable I2C and SMBus bus buffer
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9510DP Datasheet(HTML) 12 Page - NXP Semiconductors

Back Button PCA9510DP Datasheet HTML 8Page - NXP Semiconductors PCA9510DP Datasheet HTML 9Page - NXP Semiconductors PCA9510DP Datasheet HTML 10Page - NXP Semiconductors PCA9510DP Datasheet HTML 11Page - NXP Semiconductors PCA9510DP Datasheet HTML 12Page - NXP Semiconductors PCA9510DP Datasheet HTML 13Page - NXP Semiconductors PCA9510DP Datasheet HTML 14Page - NXP Semiconductors PCA9510DP Datasheet HTML 15Page - NXP Semiconductors PCA9510DP Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 19 page
background image
Philips Semiconductors
Product data sheet
PCA9510; PCA9511
Hot swappable I2C and SMBus bus buffer
2004 Oct 05
12
SYMBOL
UNIT
LIMITS
TEST CONDITIONS
PARAMETER
SYMBOL
UNIT
MAX.
TYP.
MIN.
TEST CONDITIONS
PARAMETER
System characteristics
fI2C
I2C operating frequency
0
—
400
kHz
tBUF
Bus free time between stop and
start condition
Note 4
1.3
—
—
µs
thD,STA
Hold time after (repeated) start
condition
Note 4
0.6
—
—
µs
tsu,STA
Repeated start condition setup time
Note 4
0.6
—
—
µs
tsu,STO
Stop condition setup time
Note 4
0.6
—
—
µs
thD,DAT
Data hold time
Note 4
300
—
—
ns
tsu,DAT
Data setup time
Note 4
100
—
—
ns
tLOW
Clock low period
Note 4
1.3
—
—
µs
tHIGH
Clock high period
Note 4
0.6
—
—
µs
tt
Clock, data fall time
Notes 4 and 5
20 +0.1 x
CB
—
300
ns
tr
Clock, data rise time
Notes 4 and 5
20 +0.1 x
CB
—
300
ns
NOTES:
1. This specification applies over the full operating temperature range.
2. IPULLUPAC varies with temperature and VCC voltage, as shown in the Typical Performance Characteristics section.
3. The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function of the
pull-up resistor and VCC voltage is shown in the Typical Performance Characteristics section.
4. Guaranteed by design, not production tested.
5. CB = total capacitance of one bus line in pF.
6. SDA_IN/SCL_IN = 0.1 V, SDA_OUT/SCL_OUT through resistor to VCC.
7. Delays that can occur after ENABLE and/or idle times have passed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com