Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72561 Datasheet(PDF) 181 Page - STMicroelectronics

Part # ST72561
Description  8-BIT MCU WITH FLASH OR ROM, 10-BIT ADC, 5 TIMERS, SPI, LINSCI , ACTIVE CAN
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72561 Datasheet(HTML) 181 Page - STMicroelectronics

Back Button ST72561 Datasheet HTML 177Page - STMicroelectronics ST72561 Datasheet HTML 178Page - STMicroelectronics ST72561 Datasheet HTML 179Page - STMicroelectronics ST72561 Datasheet HTML 180Page - STMicroelectronics ST72561 Datasheet HTML 181Page - STMicroelectronics ST72561 Datasheet HTML 182Page - STMicroelectronics ST72561 Datasheet HTML 183Page - STMicroelectronics ST72561 Datasheet HTML 184Page - STMicroelectronics ST72561 Datasheet HTML 185Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 181 / 262 page
background image
ST72561
181/262
beCAN CONTROLLER (Cont’d)
Filter Bank Scale and Mode Configuration
The filter banks are configured by means of the
corresponding CFCRx register. To configure a fil-
ter bank this must be deactivated by clearing the
FACT bit in the CFCR register. The filter scale is
configured by means of the FSC[1:0] bits in the
corresponding CFCR register, refer to Figure
102.Filter Bank Scale Configuration - Register Or-
ganisation. The identifier list or identifier mask
mode for the corresponding Mask/Identifier regis-
ters is configured by means of the FMCLx and FM-
CHx bits in the CFMR register. The FMCLx bit de-
fines the mode for the two least significant bytes,
and the FMCHx bit the mode for the two most sig-
nificant bytes of filter bank x. Examples:
– If filter bank 1 is configured as two 16-bit filters,
then the FMCL1 bit defines the mode of the
CF1R2 and CF1R3 registers and the FMCH1 bit
defines the mode of the CF1R6 and CF1R7 reg-
isters.
– If filter bank 2 is configured as four 8-bit filters,
then the FMCL2 bit defines the mode of the
CF2R1 and CF2R3 registers and the FMCH2 bit
defines the mode of the CF2R5 and CF2R7 reg-
isters.
Note: In 32-bit configuration, the FMCLx and FM-
CHx bits must have the same value to ensure that
the four Mask/Identifier registers are in the same
mode.
To filter a group of identifiers, configure the Mask/
Identifier registers in mask mode.
To select single identifiers, configure the Mask/
Identifier registers in identifier list mode.
Filters not used by the application should be left
deactivated.
Filter Match Index
Once a message has been received in the FIFO it
is available to the application. Typically application
data are copied into RAM locations. To copy the
data to the right location the application has to
identify the data by means of the identifier. To
avoid this and to ease the access to the RAM loca-
tions, the CAN controller provides a Filter Match
Index.
This index is stored in the mailbox together with
the message according to the filter priority rules.
Thus each received message has its associated
Filter Match Index.
The Filter Match Index can be used in two ways:
– Compare the Filter Match Index with a list of ex-
pected values.
– Use the Filter Match Index as an index on an ar-
ray to access the data destination location.
For non-masked filters, the software no longer has
to compare the identifier.
If the filter is masked the software reduces the
comparison to the masked bits only.
Filter Priority Rules
Depending on the filter combination it may occur
that an identifier passes successfully through sev-
eral filters. In this case the filter match value stored
in the receive mailbox is chosen according to the
following rules:
– A filter in identifier list mode prevails on an filter
in mask mode.
– A filter with full identifier coverage prevails over
filters covering part of the identifier, e.g. 16-bit fil-
ters prevail over 8-bit filters.
– Filters configured in the same mode and with
identical coverage are prioritized by filter number
and register number. The lower the number the
higher the priority.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com