AP0101CS datasheet(12/42 Pages) ONSEMI

12 / 42 page

AP0101CS/D Rev. 7, 1/16 EN

©Semiconductor Components Industries, LLC,2016.

AP0101CS HDR: Image Signal Processor (ISP)

System Interfaces

Hard Reset

The AP0101CS enters the reset state when the external RESET_BAR signal is asserted

LOW, as shown in Figure 5. All the output signals will be in High-Z state.

Figure 5:

Hard Reset Operation

Note:

This assumes auto-config.

Soft Reset

A soft reset sequence to the AP0101CS can be activated by writing to a register through

the two-wire serial interface.

Hard Standby Mode

The AP0101CS can enter hard standby mode by using the external STANDBY signal, as

shown in Figure 6.

Entering Standby Mode

1. Assert STANDBY signal HIGH.

Exiting Standby Mode

1. De-assert STANDBY signal LOW.

Table 8:

Hard Reset

Symbol

Definition

Min

Typ

Max

Unit

RESET_BAR pulse width

–

EXTCLK

cycles

Active EXTCLK required after RESET_BAR asserted

–

Active EXTCLK required before RESET_BAR de-

asserted

–

First two-wire serial interface communication after

RESET_BAR is HIGH

100

–

EXTCLK

Reset

RESET_BAR

Mode

Internal Initialization Time

SDATA

Enter streaming mode

All Outputs

Data Active

AP0101CS Datasheet(PDF) 12 Page - ON Semiconductor

AP0101CS Datasheet(HTML) 12 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL