LPC2292 datasheet(20/40 Pages) PHILIPS

20 / 40 page

Philips Semiconductors

LPC2292/LPC2294

16/32-bit ARM microcontrollers with external memory interface

Preliminary data

Rev. 01 — 05 February 2004

20 of 40

9397 750 12748

6.10 External memory controller

The external Static Memory Controller is a module which provides an interface

between the system bus and external (off-chip) memory devices. It provides support

for up to four independently conﬁgurable memory banks (16 MBytes each with byte

lane enable control) simultaneously. Each memory banks is capable of supporting

SRAM, ROM, Flash EPROM, Burst ROM memory, or some external I/O devices.

Each memory bank may be 8, 16, or 32 bits wide.

6.11 General purpose parallel I/O

Device pins that are not connected to a speciﬁc peripheral function are controlled by

the GPIO registers. Pins may be dynamically conﬁgured as inputs or outputs.

Separate registers allow setting or clearing any number of outputs simultaneously.

The value of the output register may be read back, as well as the current state of the

port pins.

6.11.1

Features

• Direction control of individual bits.

• Separate control of output set and clear.

• All I/O default to inputs after reset.

6.12 10-bit A/D converter

The LPC2292/LPC2294 each contain single 10-bit successive approximation analog

to digital converter with eight multiplexed channels.

6.12.1

Features

• Measurement range of 0 V to 3 V.

• Capable of performing more than 400,000 10-bit samples per second.

• Burst conversion mode for single or multiple inputs.

• Optional conversion on transition on input pin or Timer Match signal.

6.13 CAN controllers and acceptance ﬁlter

The LPC2292/LPC2294 each contain two/four CAN controllers. The Controller Area

network (CAN) is a serial communications protocol which efﬁciently supports

distributed real-time control with a very high level of security. Its domain of application

ranges from high speed networks to low cost multiplex wiring.

6.13.1

Features

• Data rates up to 1 Mbit/s on each bus.

• 32-bit register and RAM access.

• Compatible with CAN speciﬁcation 2.0B, ISO 11898-1.

• Global Acceptance Filter recognizes 11 and 29-bit Rx identiﬁers for all CAN buses.

• Acceptance Filter can provide FullCAN-style automatic reception for selected

Standard identiﬁers.

LPC2292 Datasheet(PDF) 20 Page - NXP Semiconductors

LPC2292 Datasheet(HTML) 20 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL