Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MT9072AB Datasheet(PDF) 191 Page - Zarlink Semiconductor Inc

Part # MT9072AB
Description  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 191 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 187Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 188Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 189Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 190Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 191Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 192Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 193Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 194Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 195Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 275 page
background image
MT9072
Data Sheet
191
Zarlink Semiconductor Inc.
Bit
Name
Functional Description
6IDC
Idle Channel State. Is set to a 1 when an idle Channel state (15 or more ones) has been
detected at the receiver. This is an asynchronous event. On power reset, this may be 1 if
the clock (RXC) was not operating. Status becomes valid after the first 15 bits or the first
zero is received.
5-4
RQ9-8
RQ9-8 Byte Status bits from RX FIFO. These bits determine the status of the byte to be
read from RX FIFO as follows:
00 Packet Byte
01 First Byte
10 Last byte of good packet
11 Last byte of bad packet
3-2
TXSTAT1-0 Transmit FIFO Status:
00 Transmit FIFO is full.
01 The number of bytes in the transmit FIFO has reached or exceeded 16 bytes
10 Transmit FIFO is empty
11 The number of bytes in the TX FIFO is less than the 16 byte threshold.
1-0
RXSTAT1-0 Receive FIFO Status:
00 Receive FIFO is full.
01 The number of bytes in the Receive FIFO has reached or exceeded 16 bytes
10 Receive FIFO is empty
11 The number of bytes in the Receive FIFO is less than the 16 byte threshold.
Table 165 - HDLC Status Register(Y1D) (E1)
Bit
Name
Functional Description
15-0
RCRC15-0 Received CRC. The CRC received from the transmitter. The LSB of the FCS sequence is
MSB in this register. This register is updated at the end of each received packet and
therefore should be read when end of packet is detected.
Table 166 - HDLC Receive CRC(Y1E) (E1)
Bit
Name
Functional Description
7 - 0
RXFIFO7-0 Receive FIFO.This is the received data byte read from the RX FIFO. The status bits of
this byte can be read from the status register. The FIFO status is not changed
immediately when a write or read occurs. It is updated after the data has settled and the
transfer to the last available position has finished.
Table 167 - HDLC Receive FIFO(Y1F) (E1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com