Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

MT9072AB Datasheet(PDF) 255 Page - Zarlink Semiconductor Inc

Part # MT9072AB
Description  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 255 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 251Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 252Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 253Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 254Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 255Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 256Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 257Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 258Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 259Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 255 / 275 page
background image
MT9072
Data Sheet
255
Zarlink Semiconductor Inc.
Figure 49 - Receive DataLink Timing Diagram
Figure 50 - Receive Basic Frame Pulse Pin Timing
AC Electrical Characteristics - Receive Basic Frame Pulse Pin Timing
Characteristics
Sym.
Min.
Typ.
Max.
Units
Test Conditions
1
Basic Frame Output Delay
tBD
100
ns
150 pF load on RxBF
AC Electrical Characteristics - PCM24 Transmit Timing
Characteristics
Sym.
Min.
Typ.
Max.
Units
Test Conditions
1
Transmit Delay
tTD
50
ns
150 pF load on TPOS and TNEG
2
Transmit Delay in RZ mode
tr
TD
200
ns
150 pF load on TPOS and TNEG
3
Transmit Invalid in RZ Mode
tr
DI
200
ns
150 pF load on TPOS and TNEG
MT9072
Outputs Data
tCD
VT
VT
RxDLC - Note 2
(Output)
RxDL
(Output)
EXCLi
RXDL
Timeslots
VT
RxDLC - Note 3
(Output)
Note 1 - RxDLC output applies for every second frame (RxBF) pulse (250 us) only
Note 2 - Clock output provided by setting control bit DLCK=1 (register address Y06)
Note 3 - Enable output provided by clearing control bit DLCK=0 (register address Y06)
S bit
Timeslot 23 Bit 8
VT
tDDR
tED
VT
Timeslot23
Bit 8
S
Bit
VT
tBD
RxBF
(Output)
EXCLi
RXDL
Bit Cells



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com