TS80C31X2-VCAR datasheet(16/42 Pages) ATMEL

16 / 42 page

Rev. C - 15 January, 2001

TS80C31X2

Table 5. SCON Register

SCON - Serial Control Register (98h)

Reset Value = 0000 0000b

Bit addressable

FE/SM0

SM1

SM2

REN

TB8

RB8

Bit

Number

Bit

Mnemonic

Description

Framing Error bit (SMOD0=1)

Clear to reset the error state, not cleared by a valid stop bit.

Set by hardware when an invalid stop bit is detected.

SMOD0 must be set to enable access to the FE bit

SM0

Serial port Mode bit 0

Refer to SM1 for serial port mode selection.

SMOD0 must be cleared to enable access to the SM0 bit

SM1

Serial port Mode bit 1

SM0

SM1

Mode

Description

Baud Rate

Shift Register

FXTAL/12 (/6 in X2 mode)

8-bit UART

Variable

9-bit UART

FXTAL/64 or FXTAL/32 (/32, /16 in X2 mode)

9-bit UART

Variable

SM2

Serial port Mode 2 bit / Multiprocessor Communication Enable bit

Clear to disable multiprocessor communication feature.

Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should

be cleared in mode 0.

REN

Reception Enable bit

Clear to disable serial reception.

Set to enable serial reception.

TB8

Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3.

Clear to transmit a logic 0 in the 9th bit.

Set to transmit a logic 1 in the 9th bit.

RB8

Receiver Bit 8 / Ninth bit received in modes 2 and 3

Cleared by hardware if 9th bit received is a logic 0.

Set by hardware if 9th bit received is a logic 1.

In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.

Transmit Interrupt ﬂag

Clear to acknowledge interrupt.

Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other

modes.

Receive Interrupt ﬂag

Clear to acknowledge interrupt.

Set by hardware at the end of the 8th bit time in mode 0, see Figure 5. and Figure 6. in the other modes.

TS80C31X2-VCAR Datasheet(PDF) 16 Page - ATMEL Corporation

TS80C31X2-VCAR Datasheet(HTML) 16 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL