Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

GC2011A Datasheet(PDF) 21 Page - Texas Instruments

Part # GC2011A
Description  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC2011A Datasheet(HTML) 21 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 17Page - Texas Instruments GC2011A Datasheet HTML 18Page - Texas Instruments GC2011A Datasheet HTML 19Page - Texas Instruments GC2011A Datasheet HTML 20Page - Texas Instruments GC2011A Datasheet HTML 21Page - Texas Instruments GC2011A Datasheet HTML 22Page - Texas Instruments GC2011A Datasheet HTML 23Page - Texas Instruments GC2011A Datasheet HTML 24Page - Texas Instruments GC2011A Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 50 page
background image
Texas Instruments Incorporated
- 17 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
3.5
DECIMATION
A common filtering operation is to low pass filter the input signal and then to reduce (decimate) its sample rate
by a factor of two or four. The sample rate reduction is performed by only calculating every other or every fourth output
sample. This allows the number of taps in the filter to be doubled or quadrupled. Table 5 shows the control register
settings for the decimation modes.
The decimate by two filter coefficients should be designed with a passband between 0 and FS/4 and a
stopband from FS/4 to FS/2, where FS is the input data rate. The decimate by 4 filter (full rate in to quarter rate out) filter
should be designed with a passband between 0 and FS/8 and a stopband above FS/8.
The filter coefficients for the decimation modes are stored using the registers described for half rate or quarter
rate operation. The decimation modes which result in half rate output samples use the half rate mode coefficient
registers as described in Section 3.2. The quarter rate outputs use the quarter rate coefficient storage as described in
Section 3.3.
Table 6: Decimation Mode Control Register Settings
I/O Rates
Symmetr
y
Dual Path or
Cascaded
# of Taps
(N)
A-PATH
B-PATH
Cascade
Latency
Tap
Storagea
a. HR = Use half rate coefficient storage as described in Section 3.2.
QR = Use quarter rate storage as described in Section 3.3.
In
Out
REG0 REG1 REG0 REG1
REG
Full
Half
None
Dual
32
208B
2E00
008B
2E00
2000
46
HR
Cascaded
64
208B
2E28
008B
2E00
5E00
62
Even
Dual
64
208B
2E12
008B
2E12
2000
46
Cascaded
128
208B
2E28
008B
2E12
5E00
62
Odd
Dual
63
208B
2E91
008B
2E91
2000
46
Cascaded
127
208B
2EA8
008B
2E91
5E00
62
Quar-
ter
None
Dual
64
2002
0200
0002
0200
2000
50
QR
Cascaded
128
2002
0228
0002
0200
5E00
66
Even
Dual
128
2002
0214
0002
0214
2000
50
Cascaded
256
2002
0228
0002
0214
5E00
66
Odd
Dual
127
2002
0292
0002
0292
2000
50
Cascaded
255
2002
02A8
0002
0292
5E00
66



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com