CAM35C44 datasheet(8/50 Pages) SMSC

8 / 50 page

NAME

TOTAL

PINS

SYMBOL

BUFFER

TYPE

DESCRIPTION

DMA Request

DRQ

O12

The DRQ pin is forced active by

the CAM35C44 when byte

transfers to the host using DMA

are required. DRQ goes inactive

when the transfer has been

completed. The active DRQ pin-

state is determined by the

DRQ_LEV bit in CR01 (see page

22).

DMA Acknowledge

DACK

The DACK pin is forced active by

the host DMA controller to

acknowledge CAM35C44 transfer

requests. DACK goes inactive

following the transfer command.

The active DACK pin-state is

determined by the DAC_LEV bit in

CR01 (see page 23).

Terminal Count

TC indicates that a DMA transfer

is complete. TC is only acknow-

ledged when DACK is active.

ISA I/O Read/

Non-ISA Read/Write

Control

nIOR/RnW

The active low nIOR input is

issued by the host to execute I/O

read commands when an ISA

read/write-styled host interface

type is selected (TABLE 3). The

RnW input is used to determine

the I/O command type when a

non-ISA read/write-styled host

interface type is selected.

ISA I/O Write/

Non-ISA R/W Data

Strobe

nIOW/DSTRB

The active low nIOW input is

issued by the host to execute I/O

write commands when an ISA

read/write-styled host interface

type is selected (TABLE 3). The

DSTRB input is used to execute

the I/O command when a non-ISA

read/write-styled host interface

type is selected (FIGURE 5).

MISCELLANEOUS (12)

CAM35C44 Datasheet(PDF) 8 Page - SMSC Corporation

CAM35C44 Datasheet(HTML) 8 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL