Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

KSZ8765CLXIC Datasheet(PDF) 21 Page - Microchip Technology

Part # KSZ8765CLXIC
Description  Integrated 5-Port 10/100-Managed Ethernet Switch with Gigabit GMII/RGMII and MII/RMII Interfaces
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ8765CLXIC Datasheet(HTML) 21 Page - Microchip Technology

Back Button KSZ8765CLXIC Datasheet HTML 17Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 18Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 19Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 20Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 21Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 22Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 23Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 24Page - Microchip Technology KSZ8765CLXIC Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 131 page
background image
 2016 Microchip Technology Inc.
DS00002130A-page 21
KSZ8765CLX
The KSZ8765CLX supports enhanced power management in a low power state, with energy detection to ensure low
power dissipation during device idle periods. There are multiple operation modes under the power management function
which are controlled by the Register 14 Bits[4:3] and the Port Control 10 Register Bit[3] as:
• Register 14 Bits[4:3] = 00 Normal Operation Mode
• Register 14 Bits[4:3] = 01 Energy Detect Mode
• Register 14 Bits[4:3] = 10 Soft Power-Down Mode
• Register 14 Bits[4:3] = 11 Reserved
The Port Control 10 Register 29, 45, 61, 77 Bit[3] = 1 are for the port-based power-down mode. Table 3-3 indicates all
internal function blocks’ status under four different power management operation modes.
3.4.1
NORMAL OPERATION MODE
This is the default setting Bits[4:3] = 00 in Register 14 after chip power-up or hardware reset. When KSZ8765CLX is in
normal operation mode, all PLL clocks are running, PHY and MAC are on, and the host interface is ready for CPU read
or writes.
During normal operation mode, the host CPU can set the Bits [4:3] in Register 14 to change the current normal operation
mode to any one of the other three power management operation modes.
3.4.2
ENERGY DETECT MODE
Energy detect mode provides a mechanism to save more power than in the normal operation mode when the KSZ8765-
CLX port is not connected to an active link partner. In this mode, the device will save more power when the cables are
unplugged. If the cable is not plugged in, the device can automatically enter a low power state: the energy detect mode.
In this mode, the device will keep transmitting 120 ns width pulses at a rate of 1 pulse per second. Once activity resumes
due to plugging a cable in or attempting by the far end to establish link, the device can automatically power up to normal
power state in energy detect mode.
Energy detect mode consists of two states, normal power state and low-power state. While in low-power state, the
device reduces power consumption by disabling all circuitry except the energy-detect circuitry of the receiver. The
energy detect mode is entered by setting bits [4:3] = 01 in Register 14. When the KSZ8765CLX is in this mode, it will
monitor the cable energy. If there is no energy on the cable for a time longer than the pre-configured value at bits [7:0]
Go-Sleep time in Register 15, KSZ8765CLX will go into low-power state. When KSZ8765CLX is in low-power state, it
will keep monitoring the cable energy. Once the energy is detected from the cable, the device will enter normal power
state. When the device is at normal power state, it is able to transmit or receive packet from the cable.
3.4.3
SOFT POWER-DOWN MODE
The soft power-down mode is entered by setting bits [4:3] = 10 in Register 14. When KSZ8765CLX is in this mode, all
PLL clocks are disabled, also all of PHYs and the MACs are off. Any dummy host access will wake-up this device from
current soft power-down mode to normal operation mode and internal reset will be issued to make all internal registers
go to the default values.
VDD12A
1
1.2V core power. Filtered 1.2V input voltage. These pins feed 1.2V to
power the internal analog and digital cores.
VDD12D
26, 42, 73
GNDA
3, 21, 78
Analog ground.
GNDD
27, 33, 47, 61, 71
Digital ground.
TABLE 3-3:
INTERNAL FUNCTION BLOCK STATUS
KSZ8765CLX Function
Blocks
Power Management Operation Modes
Normal Mode
Energy Detect Mode
Soft Power-Down Mode
Internal PLL Clock
Enabled
Disabled
Disabled
TX/RX PHY
Enabled
Energy Detect at RX
Disabled
MAC
Enabled
Disabled
Disabled
Host Interface
Enabled
Disabled
Disabled
TABLE 3-2:
KSZ8765CLX VOLTAGE OPTIONS AND REQUIREMENTS (CONTINUED)
Power Signal
Name
Device Pin
Requirement



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com