P83CX80 datasheet(13/84 Pages) PHILIPS

13 / 84 page

1997 Dec 12

Philips Semiconductors

Product speciﬁcation

Microcontrollers for monitors with DDC

interface, auto-sync detection and sync proc.

P83Cx80; P87C380

7.3.1

RAM BUFFER I/O INTERFACE REGISTER (RAMBUF)

RAMBUF is used as an I/O interface to the RAM buffer. If it is associated with the address pointer DDCADR which is

equipped with the capability of post increment, then it will be convenient to transfer the consecutive data stream. This

feature is useful to support the DDC/EDID data transfer.

Table 5

RAM Buffer I/O Interface Register (SFR address 9CH)

Table 6

Description of RAMBUF bits

7.3.2

MISCELLANEOUS CONTROL REGISTER (DFCON)

This register is bit-addressable.

Table 7

Miscellaneous Control Register (SFR address C0H)

Table 8

Description of DFCON bits

76543210

RAMBUF.7

RAMBUF.6

RAMBUF.5

RAMBUF.4

RAMBUF.3

RAMBUF.2

RAMBUF.1

RAMBUF.0

BIT

SYMBOL

DESCRIPTION

7 to 0

RAMBUF.7 to RAMBUF.0

8-bit data which is read from or to be written into RAM buffer

76543210

EW2

SOGE

SYNCE

DDCE

S1E

ADCE

P14LVL

P8LVL

BIT

SYMBOL

DESCRIPTION

EW2

Watchdog Timer enable ﬂag. This ﬂag is associated with the ﬂags, EW1 (SFR

PWM10H) and EW0 in (SFR PWM10L) to form the enable/disable control key for the

Watchdog Timer (see Chapter 9). The Watchdog Timer is only disabled by

EW2 to EW0 = 101, else it is kept enabled for the rest of the combinations.

SOGE

CSYNCin enable for pin CSYNCin/P1.6. If SOGE = 1, the pin function is CSYNCin. If

SOGE = 0, the pin function is I/O port P1.6.

SYNCE

Sync separated signals output enable for pins VSYNCout/P1.4 and HSYNCout/P1.5.

If SYNCE = 1, the pins function as VSYNCout and HSYNCout respectively.

If SYNCE = 0, the pins function as I/O ports P1.4 and P1.5 respectively.

DDCE

Enable for DDC interface pins SCL1/P1.2 and SDA1/P1.3. If DDCE = 1, the pins

function as SCL1 and SDA1 respectively for the DDC interface. If DDCE = 0, the pins

function as I/O ports P1.2 and P1.3 respectively.

S1E

Enable for I2C-bus interface pins SCL/P1.0 and SDA/P1.1. If S1E = 1, the pins

function as SCL and SDA respectively for the I2C-bus interface. If S1E = 0, the pins

function as I/O ports P1.0 and P1.1 respectively.

P83CX80 Datasheet(PDF) 13 Page - NXP Semiconductors

P83CX80 Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL