| Electronic Components Datasheet Search |
|
ZSC31150GAG2-R Datasheet(PDF) 14 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ZSC31150GAG2-R Datasheet(HTML) 14 Page - Integrated Device Technology |
|
14 / 26 page ![]() ZSC31150 Datasheet © 2016 Integrated Device Technology, Inc. 14 December 6, 2016 The result of the AD conversion is a relative counter result corresponding to the following equation (see the ZSC31150 Functional Description for more detailed equations): ADC ADC_REF ADC_DIFF r ADC RS V V 2 Z ADC ZADC Number of counts (result of the conversion) rADC Selected ADC resolution in bits VADC_DIFF Differential input voltage of the ADC VADC_REF Reference voltage of the ADC RSADC Digital ADC range shift (RSADC = 1/16, 1/8, 1/4, 1/2, controlled by the EEPROM setting) The sensor input signal can be shifted to the optimal input range of the ADC with the RSADC value. Table 2.3 Analog Output Resolution versus Sample Rate ADC Adjustment Approximated Output Resolution [a] Sample Rate fCON [b] Averaged Bandwidth at fCLK ADC Order rADC Digital Analog fCLK=3MHz fCLK=4MHz fCLK=3MHz fCLK=4MHz [Bit] [Bit] [Bit] [Hz] [Hz] [Hz] [Hz] 1 13 13 12 345 460 130 172 14 14 12 178 237 67 89 15 14 12 90 120 34 45 16 14 12 45 61 17 23 2 13 13 12 5859 7813 2203 2937 14 14 12 3906 5208 1469 1958 15 14 12 2930 3906 1101 1468 16 14 12 1953 2604 734 979 [a] The ADC resolution should be one bit higher than the required output resolution if the AFE gain is adjusted so that more than 50% of the input range is used. Otherwise the ADC resolution should be more than one bit higher than the required output resolution. [b] The sampling rate (A/D conversion time) is only a part of the whole cycle; refer to the ZSC31150 Bandwidth Calculation Spreadsheet for detailed information. Note: The ADC’s reference voltage ADCVREF is defined by the potential between <VBR_T> and <VBR_B> (or <VDDA> to <VSSA>, if selected in EEPROM by the bit CFGAPP:BREF=1). Theoretically, the input range ADCRANGE_INP of the ADC is equivalent to the ADC’s reference voltage. In practice, the maximum ADC input range used should be from 10% to 90% of ADCRANGE_INP, which is a necessary condition for ensuring the specified accuracy, stability, and nonlinearity parameters of the AFE. This condition is also valid for whole temperature range and all applicable sensor tolerances. The ZSC31150 does not have an internal failsafe function that verifies that the input meets this condition. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |